Capacitance memories operated with intermittently-energized inte

Details Capacitance memories operated with intermittently-energized inte Capacitance memories operated with intermittently-energized inte

1976-07-06

1977-07-05

Miller, Jr., Stanley D.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307296A, 307251, 357 41, H03K 1760, G11C 1134, H01L 2702

Patent

active

040342395

ABSTRACT:
Capacitance memories operated with intermittently-energized monolithic integrated circuits tend to lose information during periods between the spaced intervals the integrated-circuits are energized. This tendency, attributable to sneak conduction paths in the un-energized integrated circuit, is forestalled by inserting the channel of a field-effect transistor in series with the memory capacitance, which channel is rendered conductive when only the energizing potential is supplied to the integrated circuit.

REFERENCES:
patent: 3521141 (1970-07-01), Walton
patent: 3524996 (1970-08-01), Raper et al.
patent: 3551698 (1970-12-01), Smith
"Analog Storage Circuit" by Beck, IBM Tech. Disclo. Bull., vol. 9, No. 7, Dec. 1966, pp. 916-917.
"M.o.s.t,s Store Analogue Voltages for Long Periods" by Dunlop in Electronic Engineering, Nov. 1971, pp. 34-35.
"Analog Sample/Hold Circuit for Physiological Signal Monitoring" by Johnson, IEEE Transactions on Biomedical Engineering, Sept. 1975, pp. 420-422.

Affiliated with

Also associated with

Rating

Capacitance memories operated with intermittently-energized inte does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Capacitance memories operated with intermittently-energized inte, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Capacitance memories operated with intermittently-energized inte will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-579650