Canonical signed digit multiplier

Details Canonical signed digit multiplier Canonical signed digit multiplier

2006-03-23

2011-10-25

Malzahn, David H (Department: 2193)

Electrical computers: arithmetic processing and calculating

Electrical digital calculating computer

Particular function performed

Reexamination Certificate

active

08046401

ABSTRACT:
A multiplier is able to multiply an input data value by a selected constant value in CSD form. The selected constant value has a plurality of pairs of bits, and the multiplier includes multiplexers, each controlled by a respective pair of bits of the selected constant value. Each of the multiplexers has a plurality of inputs, and is connected to receive the input data value, the inverse of the input data value, and all zeros on said inputs, and it is controlled such that it outputs either the input data value, the inverse of the input data value, or all zeros, depending on the values of the respective pair of bits of the selected constant value. Variable shift blocks are each connected to receive an input from a respective one of said multiplexers, and are each adapted to shift their received input by a first bit shift value or a second bit shift value, depending on the values of the respective pair of bits of the selected constant value, wherein the first bit shift value and the second bit shift value differ by 1. The multiplier also includes combination circuitry, for receiving the outputs from the plurality of shift blocks, and for combining the outputs from the plurality of shift blocks and applying further bit shifts, to form an output value equal to the result of multiplying the input data value by the selected constant value.

REFERENCES:
patent: 4967388 (1990-10-01), Tate
patent: 5262974 (1993-11-01), Hausman et al.
patent: 5313414 (1994-05-01), Yang et al.
patent: 6609143 (2003-08-01), Kanakogi et al.
patent: 6687726 (2004-02-01), Schneider
patent: 7080115 (2006-07-01), Parhi et al.
patent: 7164712 (2007-01-01), Wittig
patent: 7257609 (2007-08-01), Kosunen et al.
patent: 7680872 (2010-03-01), Saado
patent: 7711761 (2010-05-01), Lo Iacono et al.
patent: 7912891 (2011-03-01), Cho et al.
patent: 2003/0220956 (2003-11-01), Parhi et al.
patent: 2006/0215615 (2006-09-01), Maeda
patent: 1288545 (2001-03-01), None
patent: 42 23 999 (1993-07-01), None
patent: 10-049347 (1998-02-01), None
patent: 10-187767 (1998-07-01), None
patent: 2000-066878 (2000-03-01), None
patent: 2003-516692 (2003-05-01), None
patent: 2004-320253 (2004-11-01), None
patent: 02/33537 (2002-04-01), None
Kosunen, M., et al. “A Programmable FIR Filter Using Serial-In-Time Multiplication and Canonic Signed Digit Coefficients”, 7thIEEE Int'l. Conf. on Electronics, Circuits & Systems, pp. 563-566 (2000).
Yeung, K. “Multiplier-less FIR Digital Filters Using Programmable Sum-of-Power-of-two (SOPOT) Coefficients”, 2002 IEEE Int'l. Conf. Proc. Field-Programmable Technology, pp. 78-84 (2002).
Oh, J., et al. “Implementation of Orthogonal Frequency Division Multiplexing Modem Using Radix-N Pipeline Fast Fourier Transform (FFT) Processor,”, Jpn. J. Appl. Phys., vol. 2, pp. 2176-2181 (2003).

Affiliated with

Also associated with

Rating

Canonical signed digit multiplier does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Canonical signed digit multiplier, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Canonical signed digit multiplier will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4274147