Electrical computers and digital processing systems: processing – Processing architecture – Microprocessor or multichip or multimodule processor having...
Reexamination Certificate
2000-08-01
2004-05-04
Vincent, David (Department: 2663)
Electrical computers and digital processing systems: processing
Processing architecture
Microprocessor or multichip or multimodule processor having...
C370S412000
Reexamination Certificate
active
06732255
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates generally to the field of data communications, and more particularly, to the field of serial communications bus controllers and microcontrollers that incorporate the same.
CAN (Control Area Network) is an industry-standard, two-wire serial communications bus that is widely used in automotive and industrial control applications, as well as in medical devices, avionics, office automation equipment, consumer appliances, and many other products and applications. CAN controllers are currently available either as stand-alone devices adapted to interface with a microcontroller or as circuitry integrated into or modules embedded in a microcontroller chip. Since 1986, CAN users (software programmers) have developed numerous high-level CAN Application Layers (CALs) which extend the capabilities of the CAN while employing the CAN physical layer and the CAN frame format, and adhering to the CAN specification. CALs have heretofore been implemented primarily in software, with very little hardware CAL support. Consequently, CALs have heretofore required a great deal of host CPU intervention, thereby increasing the processing overhead and diminishing the performance of the host CPU.
Thus, there is a need in the art for a CAN hardware implementation of CAL functions normally implemented in software in order to offload these tasks from the host CPU to the CAN hardware, thereby enabling a great savings in host CPU processing resources and a commensurate improvement in host CPU performance. One of the most demanding and CPU resource-intensive CAL functions is message management, which entails the handling, storage, and processing of incoming CAL/CAN messages received over the CAN serial communications bus and/or outgoing CAL/CAN messages transmitted over the CAN serial communications bus. CAL protocols, such as DeviceNet, CANopen, and OSEK, deliver long messages distributed over many CAN frames, which methodology is sometimes referred to as “fragmented” or “segmented” messaging. The process of assembling such fragmented, multi-frame messages has heretofore required a great deal of host CPU intervention. In particular, CAL software running on the host CPU actively monitors and manages the buffering and processing of the message data, in order to facilitate the assembly of the message fragments or segments into complete messages.
Based on the above and foregoing, it can be appreciated that there presently exists a need in the art for a hardware implementation of CAL functions normally implemented in software in order to offload these tasks from the host CPU, thereby enabling a great savings in host CPU processing resources and a commensurate improvement in host CPU performance.
The assignee of the present invention has recently developed a new microcontroller product, designated “XA-C3”, that fulfills this need in the art. The XA-C3 is the newest member of the Philips XA (e
X
tended
A
rchitecture) family of high performance 16-bit single-chip microcontrollers. It is believed that the XA-C3 is the first chip that features hardware CAL support.
The XA-C3 is a CMOS 16-bit CAL/CAN 2.0B microcontroller that incorporates a number of different inventions, including the present invention. These inventions include novel techniques and hardware for filtering, buffering, handling, and processing CAL/CAN messages, including the automatic assembly of multi-frame fragmented messages with minimal CPU intervention, as well as for managing the storage and retrieval of the message data, and the memory resources utilized therefor.
The present invention relates to a memory access scheme that enables a processor core (CPU) and a Direct Memory Access (DMA) block of a CAN microcontroller to concurrently access “externl” memory space provided they are not both addressing the same memory segment at the same time, thereby minimizing degradation of system performance due to memory access conflicts. The term “external” as used hereinthroughout, in relation to memory spaces or memory accesses, is intended to mean memory space external to the processor core, which includes on-chip message buffer space (“XRAM”) and on-chip Memory M apped Registers (MMRs), as well as any truly off-chip memory regions.
SUMMARY OF THE INVENTION
The present invention encompasses a CAN microcontroller that supports a plurality of message objects, including a processor core that runs CAN applications, and a CAN/CAL module that processes incoming messages, and a data memory.
In a first embodiment, the data memory includes a first memory segment that provides a plurality of message buffers associated with respective ones of the message objects, and a second memory segment that provides a plurality of memory-mapped registers for each of the message objects. The memory-mapped registers for each message object contain respective command/control fields for configuration and setup of that message object. With this first embodiment, the CAN microcontroller further includes a memory interface unit that permits the processor core and the CAN/CAL module to concurrently access a different respective one of the first and second memory segments, and that arbitrates access to the same one of the first and second memory segments when the processor core and the CAN/CAL module request concurrent access to the same one of the first and second memory segments.
In a second embodiment, the data memory includes a first memory space that is located on an integrated circuit chip on which the CAN microcontroller and the CAN/CAL module are incorporated, and a second memory space that is located off the integrated circuit chip, the first memory space including a first memory segment that provides at least a portion of a message buffer memory space that includes a plurality of message buffers associated with respective ones of the message objects, and a second memory segment that provides a plurality of memory-mapped registers for each of the message objects, the memory-mapped registers for each message object containing respective command/control fields for configuration and setup of that message object.
With this second embodiment, the CAN microcontroller further includes a memory interface unit that permits the processor core and the CAN/CAL module to concurrently access a different respective one of the first and second memory spaces, that permits the processor core and the CAN/CAL module to concurrently access a different respective one of the first and second memory segments, and that arbitrates access to the second memory space and that arbitrates access to the same one of the first and second memory segments when the processor core and the CAN/CAL module request concurrent access to the second memory space or to the same one of the first and second memory segments.
The present invention further encompasses a method for operating a CAN microcontroller to implement the concurrent access scheme facilitated by the memory interface unit of either of the above-described embodiments.
REFERENCES:
patent: 5099417 (1992-03-01), Magar et al.
patent: 5179689 (1993-01-01), Leach et al.
patent: 5513374 (1996-04-01), Baji
patent: 6434432 (2002-08-01), Hao et al.
patent: 6493287 (2002-12-01), Birns et al.
patent: 6510479 (2003-01-01), Hao
patent: 6604156 (2003-08-01), Slivkoff et al.
patent: 6615302 (2003-09-01), Birns
patent: 6631431 (2003-10-01), Silvkoff et al.
patent: 6647440 (2003-11-01), Birns et al.
patent: 2139384 (1984-11-01), None
patent: WO9847075 (1998-10-01), None
“Shared Direct Memory Access in a Virtual Memory System Having an I/O Bus”, IBM Technical Disclosure Bullitin, Vol 29, No. 4, Sep. 1986.
Birns Neil Edward
Ling Ka Leung
Slivkoff William J.
Vincent David
Waxler Aaron
LandOfFree
Can microcontroller that permits concurrent access to... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Can microcontroller that permits concurrent access to..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Can microcontroller that permits concurrent access to... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3229960