Data processing: measuring – calibrating – or testing – Calibration or correction system – Circuit tuning
Reexamination Certificate
2008-02-21
2010-06-22
Tsai, Carol S (Department: 2857)
Data processing: measuring, calibrating, or testing
Calibration or correction system
Circuit tuning
C702S117000, C702S125000, C327S306000, C327S552000, C327S553000, C327S554000, C327S558000, C323S288000, C307S110000, C360S078040, C360S075000, C324S076280, C324S1540PB, C324S601000
Reexamination Certificate
active
07742893
ABSTRACT:
A calibration circuit calibrates an adjustable capacitance of a circuit having a time constant depending on the adjustable capacitance. The calibration circuit outputs a calibration signal carrying information for calibrating the capacitor and includes a calibration loop. The calibration circuit includes: a controllable capacitance unit suitable to receive a control signal and including at least one array of switched capacitors that can be activated by the control signal, the unit being such as to output a first signal characterized by a parameter depending on the amount of capacitance of the array activated by the control signal; a comparison unit suitable to receive the first signal to assess whether the parameter meets a preset condition and to output a comparison signal representative of the assessment result; a control and timing logic unit suitable to receive the comparison signal to change this control signal based on the comparison signal, characterized in that the first signal is a logic signal and the parameter is a time parameter of the first signal.
REFERENCES:
patent: 4818903 (1989-04-01), Kawano
patent: 4851719 (1989-07-01), Hitomi
patent: 5124593 (1992-06-01), Michel
patent: 5345119 (1994-09-01), Khoury
patent: 5796545 (1998-08-01), Canclini
patent: 6710644 (2004-03-01), Duncan et al.
patent: 6803813 (2004-10-01), Pham
patent: 6885181 (2005-04-01), Roo
patent: 6981414 (2006-01-01), Knowles et al.
patent: 7078961 (2006-07-01), Punzenberger et al.
patent: 7411799 (2008-08-01), Muggler et al.
patent: 7578163 (2009-08-01), Greidanus et al.
patent: 2002/0196052 (2002-12-01), Furuya
patent: 2004/0260500 (2004-12-01), Punzenberger et al.
patent: 2005/0212590 (2005-09-01), Dong
patent: 2005/0253646 (2005-11-01), Lin
patent: 2006/0132339 (2006-06-01), Alon et al.
patent: 2009/0051401 (2009-02-01), Confalonieri et al.
patent: 2 424 806 (2006-10-01), None
patent: 4-207521 (1992-07-01), None
patent: 2003-347901 (2003-12-01), None
Dehng, G., et al., “Clock-Deskew Buffer Using a SAR-Controlled Delay-Locked Loop,” IEEE Journal of Solid-State Circuits, vol. 35, No. 8, Aug. 2000, pp. 1128-1136.
Khalil, W., et al., “A Highly Integrated Analog Front-End for 3G,” IEEE Journal of Solid-State Circuits, vol. 38, No. 5, May 2003, pp. 774-781.
Confalonieri Pierangelo
Martignone Riccardo
Zamprogno Marco
Iannucci Robert
Jorgenson Lisa K.
Seed IP Law Group PLLC
STMicroelectronics S.r.l.
Tsai Carol S
LandOfFree
Calibration circuit for calibrating an adjustable... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Calibration circuit for calibrating an adjustable..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Calibration circuit for calibrating an adjustable... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4186758