Calibration circuit for an adjustable capacitance

Miscellaneous active electrical nonlinear devices – circuits – and – Specific identifiable device – circuit – or system – Unwanted signal suppression

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C327S558000, C327S552000, C327S337000

Reexamination Certificate

active

07986181

ABSTRACT:
A calibration circuit for calibrating an adjustable capacitance of a circuit having a time constant depending on the adjustable capacitance, the calibration circuit generating a calibration signal for calibrating the capacitance and including a calibration loop, suitable to carry out a calibration cycle in several sequential steps. The calibration circuit includes a controllable capacitance for receiving a control signal and including an array of switched capacitors selectively activated by the control signal to connect to a first common node that conducts a voltage value depending on the total capacitance value of the activated capacitors; an assessment unit for comparing this voltage value with a reference voltage to output a logic signal that can transition between first and second logic levels; a control and timing unit to receive the logic signal and change the control signal to carry out a subsequent calibration step that is provided at the end of the integration interval during a comparison interval of a preset duration, which allows a transition of the logic signal to occur prior to the beginning of the consecutive calibration step.

REFERENCES:
patent: 5113090 (1992-05-01), Imaizumi et al.
patent: 6262603 (2001-07-01), Mohan et al.
patent: 6417737 (2002-07-01), Moloudi et al.
patent: 6504349 (2003-01-01), Jaworski
patent: 6803813 (2004-10-01), Pham
patent: 6972633 (2005-12-01), Vilhonen et al.
patent: 7477098 (2009-01-01), Dharmalinggam et al.
patent: 7627443 (2009-12-01), Juang
patent: 2006/0214725 (2006-09-01), Rotchford et al.
patent: 1722476 (2006-11-01), None
Hester, R.K. et al., “Fully Differential ADC with Rail-to-Rail Common-Mode Range and Nonlinear Capacitor Compensation,” Feb. 25, 1990, pp. 173-182, vol. 1, IEEE Journal of Solid-State Circuits, New York, US.
Promitzer, “12-bit Low-Power Fully Differential Switched Capacitor Noncalibrating Successive Approximation ADC with 1 MS/s,” Jul. 2001, vol. 36, No. 7, pp. 1138-1143, IEEE Journal of Solid-State Circuits.
Khalil, W. et al., “A Highly Integrated Analog Front-End for 3G,” May 2003, vol. 38, No. 4, pp. 774-781, IEEE Journal of Solid-State Circuits.
Xia, B. et al., “An RC Time Constant Auto-Tuning Structure for High Linearity Continuous-Time SigmaDelta-Modulators and Active Filters,” Nov. 2004, vol. 51, No. 11, pp. 2179-2188, IEEE Transactions on Circuits and Systems-1: Regular Papers.
Figueiredo, P.M. et al., “Low Kickback Noise Techniques for CMOS Latched Comparators,” May 23, 2004, pp. 537-540, Proceedings ISCAS 2004.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Calibration circuit for an adjustable capacitance does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Calibration circuit for an adjustable capacitance, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Calibration circuit for an adjustable capacitance will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2708536

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.