Data processing: measuring – calibrating – or testing – Calibration or correction system – Circuit tuning
Reexamination Certificate
2006-12-19
2006-12-19
Tsai, Carol S. W. (Department: 2857)
Data processing: measuring, calibrating, or testing
Calibration or correction system
Circuit tuning
C702S076000, C341S118000, C341S120000, C341S143000, C341S155000, C341S157000, C323S281000, C323S283000
Reexamination Certificate
active
07152010
ABSTRACT:
A self-calibrating sigma-delta converter (SCADC) functions in a calibration mode and in an operational mode. In the calibration mode, a test circuit of the SCADC generates test signals that are periodic rectangular voltage waveforms. Each test signal has a dc component with a precise voltage amplitude, as well as harmonic components. A low-pass filter of a sigma-delta converter (SDC) within the SCADC filters out the harmonic components. A digital calibration processing circuit within the SCADC uses the precise voltage amplitudes to generate digital correction factors that compensate for dc offset error, gain error and INL error of the SDC. In the operational mode, the SDC receives an analog operational signal and outputs an operational digital data stream. The digital calibration processing circuit uses the correction factors to compensate for dc offset error, gain error and INL error in the operational digital data stream and outputs a corrected digital data stream.
REFERENCES:
patent: 5142286 (1992-08-01), Ribner et al.
patent: 5345409 (1994-09-01), McGrath et al.
patent: 5355136 (1994-10-01), Katagiri
patent: 5359156 (1994-10-01), Chan et al.
patent: 5544089 (1996-08-01), Hemminger et al.
patent: 5621406 (1997-04-01), Goetzinger et al.
patent: 5682160 (1997-10-01), Ribner et al.
patent: 5682161 (1997-10-01), Ribner et al.
patent: 5724037 (1998-03-01), Lee
patent: 5754131 (1998-05-01), Ribner et al.
patent: 5757300 (1998-05-01), Koilpillai et al.
patent: 5760723 (1998-06-01), McGrath et al.
patent: 6229466 (2001-05-01), Gattani
patent: 6232902 (2001-05-01), Wada
patent: 6252531 (2001-06-01), Gordon et al.
patent: 6271781 (2001-08-01), Pellon
patent: 6445317 (2002-09-01), Lundin et al.
patent: 6646581 (2003-11-01), Huang
patent: 6657571 (2003-12-01), Gordon et al.
patent: 6677876 (2004-01-01), Hoggarth et al.
patent: 6781533 (2004-08-01), Yap et al.
patent: 6842129 (2005-01-01), Robinson
patent: 7016421 (2006-03-01), Yap et al.
Fattaruso et al., “Self-Calibration Techniques for a Second-Order Multibit Sigma-Delta Modulator,” Dec. 1993, IEEE Journal of Solid-State Circuits, vol. 28, pp. 1216-1223.
Baird et al., “A Low Oversampling Ratio 14-b 500-kHz Delta-Sigma ADC with a Self-Calibrated Multibit DAC,” Mar. 1996, IEEE Journal of Solid-State Circuits, vol. 31, pp. 312-320.
Imperium Patent Works
Tsai Carol S. W.
Wallace Darien K.
Wallace T. Lester
ZiLOG, Inc.
LandOfFree
Calibrating an analog-to-digital converter using a test... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Calibrating an analog-to-digital converter using a test..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Calibrating an analog-to-digital converter using a test... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3706780