Calibrated data communication system and method

Details Calibrated data communication system and method Calibrated data communication system and method

2006-05-09

2006-05-09

Nguyen, Brian (Department: 2661)

Multiplex communications

Communication techniques for information carried in plural...

Combining or distributing information via time channels

C713S400000, C365S233100

Reexamination Certificate

active

07042914

ABSTRACT:
A system includes a first integrated circuit device and a second integrated circuit device. The first device transmits a data sequence to the second integrated circuit device, and the second device samples the data sequence to produce receiver data. The second device then transmits the receiver data back to the first device. Within the first integrated circuit device, a comparison between the data sequence and the receiver data is performed, and based on the comparison, the first device generates information representative of a calibrated timing offset. The first device uses the information representative of the calibrated timing offset to adjust timing associated with transferring write data from the first integrated circuit to the second integrated circuit.

REFERENCES:
patent: 4481625 (1984-11-01), Roberts et al.
patent: 4847867 (1989-07-01), Nasu et al.
patent: 5254883 (1993-10-01), Horowitz et al.
patent: 5355391 (1994-10-01), Horowitz et al.
patent: 5376833 (1994-12-01), Chioupek
patent: 5432823 (1995-07-01), Gasbarro et al.
patent: 5485490 (1996-01-01), Leung et al.
patent: 5489862 (1996-02-01), Risinger et al.
patent: 5498990 (1996-03-01), Leung et al.
patent: 5513327 (1996-04-01), Farmwald et al.
patent: 5554945 (1996-09-01), Lee et al.
patent: 5606717 (1997-02-01), Farmwald et al.
patent: 5614855 (1997-03-01), Lee et al.
patent: 5619158 (1997-04-01), Casal et al.
patent: 5684421 (1997-11-01), Chapman et al.
patent: 5724392 (1998-03-01), Klimek et al.
patent: 5757786 (1998-05-01), Joo
patent: 5778419 (1998-07-01), Hansen et al.
patent: 5831929 (1998-11-01), Manning
patent: 5838177 (1998-11-01), Keeth
patent: 5852378 (1998-12-01), Keeth
patent: 5860080 (1999-01-01), James et al.
patent: 5870347 (1999-02-01), Keeth et al.
patent: 5872736 (1999-02-01), Keeth
patent: 5889824 (1999-03-01), Ueda
patent: 5910920 (1999-06-01), Keeth
patent: 5920518 (1999-07-01), Harrison et al.
patent: 5926034 (1999-07-01), Seyyedy
patent: 5935263 (1999-08-01), Keeth et al.
patent: 5940608 (1999-08-01), Manning
patent: 5940609 (1999-08-01), Harrison
patent: 5946244 (1999-08-01), Manning
patent: 5946260 (1999-08-01), Manning
patent: 5949254 (1999-09-01), Keeth
patent: 5959929 (1999-09-01), Cowles et al.
patent: 5963502 (1999-10-01), Watanabe et al.
patent: 5986955 (1999-11-01), Siek et al.
patent: 5996043 (1999-11-01), Manning
patent: 6000022 (1999-12-01), Manning
patent: 6003118 (1999-12-01), Chen
patent: 6009487 (1999-12-01), Davis et al.
patent: 6011732 (2000-01-01), Harrison et al.
patent: 6014759 (2000-01-01), Manning
patent: 6016282 (2000-01-01), Keeth
patent: 6026050 (2000-02-01), Baker et al.
patent: 6026051 (2000-02-01), Keeth et al.
patent: 6029250 (2000-02-01), Keeth
patent: 6029252 (2000-02-01), Manning
patent: 6031787 (2000-02-01), Jeddeloh
patent: 6032220 (2000-02-01), Martin et al.
patent: 6032274 (2000-02-01), Manning
patent: 6034878 (2000-03-01), Osaka et al.
patent: 6047248 (2000-04-01), Georgiou et al.
patent: 6049846 (2000-04-01), Farmwald et al.
patent: 6094704 (2000-07-01), Martin et al.
patent: 6094727 (2000-07-01), Manning
patent: 6101197 (2000-08-01), Keeth et al.
patent: 6101612 (2000-08-01), Jeddeloh
patent: 6108795 (2000-08-01), Jeddeloh
patent: 6115318 (2000-09-01), Keeth
patent: 6185644 (2001-02-01), Farmwald et al.
patent: 6232806 (2001-05-01), Woeste et al.
patent: 6233294 (2001-05-01), Bowers et al.
patent: 6236623 (2001-05-01), Read et al.
patent: 6321282 (2001-11-01), Horowitz et al.
patent: 6426984 (2002-07-01), Perino et al.
patent: 6449727 (2002-09-01), Toda
patent: 6462591 (2002-10-01), Garrett, Jr. et al.
patent: 2001/0047450 (2001-11-01), Gillingham et al.
patent: 63276935 (1988-11-01), None
patent: 387907 (1991-04-01), None
patent: 4117709 (1992-04-01), None
Chang et al., “A 2GB/s/pin CMOS Asymmetric Serial Link”,Computer Science Laboratory,Stanford University.
Dally and Poulton, “Digital Systems Engineering”, pp. 361-366 (1998.
Designline, (Micron Technology Inc.), 8(3):1-24 (3Q99).
Intel, “440BX AGPset: 82443BX Host Bridge/Controller Datasheet”, (Apr. 1998).
Nakase et al., “Source-Synchronization and Timing Vernier Techniques for 1.2-GB/s SLDRAM Interface”,IEEE Journal of Solid-State Circuits,34(4):494-501 (Apr. 1999).
Poulton, “Signaling in High-Performance Memory Systems”,ISSCC(1999).
SLDRAM Consortium, “400 Mb/s/pin SLDRAM”, Advance Data Sheet, pp. 1-59 (1997 Draft).
Song et al., “NRZ Timing Recovery Technique for Band-Limited Channels”,IEEE Journal of Solid-State Circuits,32(4):514-520 (Apr. 1997.
Gabara, Thaddeus J., “Digitally Adjustable Resistors in CMOS for High-Performance Applications”,IEEE J. Solid-State Circuits,vol. 27, No. 8, Aug. 1992.
Chang et al., “2GB/s/pin CMOS Asymmetric Serial Link”,Computer Science Laboratory,Stanford University.
Dally and Poulton, “Digital Systems Engineering”, pp. 361-366 (1998).
Efendovich et al., “Multifrequency Zero-Jitter Delayed Locked Loop”, IEEE,J. Solid-State Circuit,vol. 29, No. 1, Jan. 1994.
Sidiropoulous, “A Semidigital Dual Delay-Locked Loop”, IEEE,J. Solid-State Circuits,vol. 32, No. 11, Nov. 1997.

Affiliated with

Also associated with

Rating

Calibrated data communication system and method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Calibrated data communication system and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Calibrated data communication system and method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3635037