Calibratable analog-to-digital converter system

Details Calibratable analog-to-digital converter system Calibratable analog-to-digital converter system

2007-12-25

2007-12-25

Williams, Howard L. (Department: 2819)

Coded data generation or conversion

Converter calibration or testing

Reexamination Certificate

active

11349400

ABSTRACT:
A calibratable analog-to-digital converter system with a split analog-to-digital converter architecture including N Analog-to-Digital Converters (ADCs) each configured to convert the same analog input signal into a digital signal. Calibration logic is responsive to the digital signals output by the N ADCs and is configured to calibrate each of the ADCs based on the digital signals output by each ADC.

REFERENCES:
patent: 5471208 (1995-11-01), Sauer
patent: 6081215 (2000-06-01), Kost et al.
patent: 6445317 (2002-09-01), Lundin et al.
patent: 6452518 (2002-09-01), Kawabata
Morin et al., An Intellectual Property Module for Auto Calibration of Time-Interleaved Pipelined Analog-to-Digital Converters, IEEE, Proceedings. 4th IEEE International Workshop on System-on-Chip for Real-Time Applications, Jul. 19-21, 2004, pp. 111-114.
Dyer et al., A Comparison of Monolithic Background Calibration in Two Time-Interleaved Analog-to-Digital Converters, IEEE, Proceedings of the 1998 IEEE International Symposium on Circuits and Systems, ISCAS '98. May 31-Jun 3, 1998, pp. 13-16 vol. 1.□□.
H. Liu et al., “A 15b 20MS/s CMOS Pipelined ADC with Digital Background Calibration,”ISSCC Dig. Tech. Papers, pp. 454-455, Feb. 2004.
K. Nair and R. Harjani, “A 96dB SFDR 50MS/s Digitally Enhanced CMOS Pipelined A/D Converter,”ISSCC Dig. Tech. Papers, pp. 456-457, Feb. 2004.
S. Ryu et al., “A 14b-Linear Capacitor Self-Trimming Pipelined ADC,”ISSCC Dig. Tech. Papers, pp. 464-465, Feb. 2004.
H.-S. Lee, “A 12-b 600 ks/s Digitally Self-Calibrated Pipelined Algorithmic ADC,”IEEE J. Solid-State Circuits, vol. 29, No. 4, pp. 509-515, Apr. 1994.
J. McNeill, M. Coln, and B. Larivee, “‘Split-ADC’ Architecture for Deterministic Digital Background Calibration of a 16b 1MS/s ADC,”ISSCC Dig. Tech. Papers, Feb. 2005.
J. McNeill, M. Coln, and B. Larivee, “‘Split-ADC’ Architecture for Deterministic Digital Background Calibration of a 16b 1MS/s ADC,”IEEE J. Solid-State Circuits, vol. 40, No. 12, pp. 2437-2445, Dec. 2005.
Karanicolas et al., “A 15-b 1MSample/s Digitally Self-Calibrated Pipeline ADC,”IEEE J. Solid-State Circuits, vol. 28, No. 12, pp. 1207-1215, Dec. 1993.
O. E. Erdogan, P.J. Hurst, and S. H. Lewis, “A 12-b Digital-Background-Calibrated Algorithmic ADC With -90-dB THD,”IEEE J. Solid-State Circuits, vol. 34, No. 12, pp. 1812-1820, Dec. 1999.
Y. Chiu; C. W. Tsang, B. Nikolic, and P. R. Gray, “Least Mean Square Adaptive Digital Background Calibration of Pipelined Analog-to-Digital Converters,”IEEE Trans. Circuits and Systems I, vol. 51, No. 1, pp. 38-46, Jan. 2004.
Y. Chiu, “A 1.8V 14b 10MS/s Pipelined ADC in 0.18μm CMOS with 99dB SFDR,”ISSCC Dig. Tech. Papers, pp. 458-459, Feb. 2004.
J. Li, G. Ahn, D. Chang, and U. Moon, “0.9V 12mW 2MSps Algorithmic ADC with 81dB SFDR,”VLSI Symposium Dig. Tech. Papers, pp. 436-439, 2004.
J. Li and U. Moon, “Background Calibration Techniques for Multistage Pipelined ADCs With Digital Redundancy,”IEEE Trans. Circuits and Systems II, vol. 50, No. 9, pp. 531-538, Sep. 2003.
I. Galton, “Digital Cancellation of D/A Converter Noise in Pipelined A/D Converters,”IEEE Transactions on Circcuits and Systems-II: Analog and Digital Signal Processing, vol. 47, No. 3, pp. 185-196, Mar. 2000.
B. Murmann and B. E. Boser, “A 12b 75MS/s Pipelined ADC using Open-Loop Residue Amplification,”ISSCC Dig. Tech. Papers, pp. 328-329, Feb. 2003.

Affiliated with

Also associated with

Rating

Calibratable analog-to-digital converter system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Calibratable analog-to-digital converter system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Calibratable analog-to-digital converter system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3866730