Data processing: artificial intelligence – Neural network – Structure
Reexamination Certificate
2011-05-03
2011-05-03
Fernandez Rivas, Omar F (Department: 2129)
Data processing: artificial intelligence
Neural network
Structure
C706S015000, C706S026000, C382S155000, C382S156000, C382S157000, C382S158000
Reexamination Certificate
active
07937346
ABSTRACT:
A calculation processing apparatus for executing network calculations defined by hierarchically connecting a plurality of logical processing nodes that apply calculation processing to input data, sequentially designates a processing node which is to execute calculation processing based on sequence information that specifies an execution order of calculations of predetermined processing units to be executed by the plurality of processing nodes, so as to implement the network calculations, and executes the calculation processing of the designated processing node in the processing unit to obtain a calculation result. The calculation apparatus allocates partial areas of a memory to the plurality of processing nodes as ring buffers, and writes the calculation result in the memory while circulating a write destination of data to have a memory area corresponding to the amount of the calculation result of the processing unit as a unit.
REFERENCES:
patent: 5220559 (1993-06-01), Tsuzuki et al.
patent: 6038337 (2000-03-01), Lawrence et al.
patent: 7016529 (2006-03-01), Simard et al.
patent: 7028271 (2006-04-01), Matsugu et al.
patent: 7676441 (2010-03-01), Matsugu et al.
patent: 7747070 (2010-06-01), Puri
patent: 2002/0181765 (2002-12-01), Mori et al.
patent: 2003/0002731 (2003-01-01), Wersing et al.
patent: 2003/0179927 (2003-09-01), Nagao
patent: 2004/0046773 (2004-03-01), Inoue et al.
patent: 2005/0185835 (2005-08-01), Matsugu et al.
patent: 03-055658 (1991-03-01), None
patent: 2679730 (1997-11-01), None
patent: 10-021406 (1998-01-01), None
patent: 10-162120 (1998-06-01), None
patent: 11-184841 (1999-07-01), None
patent: 2002-358500 (2002-12-01), None
patent: 2003-281518 (2003-10-01), None
patent: 2004-101910 (2004-04-01), None
Korekado et al., “An Image Filtering Processor for Face/Object Recognition Using Merged/Mixed Analog-Digital Architecture”, Symposium on VLSI Circuits Digest of Technical Papers, pp. 220-223 (2005).
Ito Yoshinori
Kato Masami
Yamamoto Takahisa
Canon Kabushiki Kaisha
Fernandez Rivas Omar F
Fitzpatrick ,Cella, Harper & Scinto
LandOfFree
Calculation processing apparatus and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Calculation processing apparatus and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Calculation processing apparatus and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2650277