Calculation circuit for the division of a fixed-point signal

Details Calculation circuit for the division of a fixed-point signal Calculation circuit for the division of a fixed-point signal

2006-02-07

2006-02-07

Malzahn, D. H. (Department: 2193)

Electrical computers: arithmetic processing and calculating

Electrical digital calculating computer

Particular function performed

C708S655000

Reexamination Certificate

active

06996598

ABSTRACT:
A calculation circuit for the division of a fixed-point input signal comprising a sequence of digital data values having a width of n bits by an adjustable division factor 2afor the purpose of generating a divided fixed-point output signal, having a signal input (2) for applying the data value sequence of the fixed-point input signal, a first addition circuit (6), which adds the digital data value present at the signal input (2) to a data value buffer-stored in a register (33) to form a digital first summation data value having a width of max (n, a+1)+1 bits, a shift circuit (11) which shifts the first summation data value present by a data bits toward the right, with the result that the max (n, a+1)−a+1 more significant data bits of the first summation data value are output at an output of the shift circuit (11), a logic circuit (16), which, as a function of the sign of the first summation data value, logically ANDs the a less significant data bits of the first summation data value with a logic combination data value, or logically Ors them with the inverted logical combination data value, and outputs them to the register (33) for buffer-storage of the logically combined data value (dv1, dv2), a second addition circuit (37), which, as a function of the sign of the first summation data value adds the data value output by the shift circuit (11) to a value one for eliminating the DC signal component to form a second summation data value, and having a signal output for outputting the sequence of the second summation data values as divided fixed-point output signal.

REFERENCES:
patent: 5754460 (1998-05-01), Tam
patent: 5903485 (1999-05-01), Bennett
patent: 5903486 (1999-05-01), Curtet
patent: 5946223 (1999-08-01), Nakajima
patent: 5969976 (1999-10-01), Kawasaki et al.
patent: 690 30 772 (1998-01-01), None
patent: 695 04 192 (1998-12-01), None

Affiliated with

Also associated with

Rating

Calculation circuit for the division of a fixed-point signal does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Calculation circuit for the division of a fixed-point signal, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Calculation circuit for the division of a fixed-point signal will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3658610