Calculation circuit for calculating a sampling phase error

Details Calculation circuit for calculating a sampling phase error Calculation circuit for calculating a sampling phase error

2007-09-25

2007-09-25

Ghayour, Mohammed (Department: 2611)

Pulse or digital communications

Synchronizers

Synchronizing the sampling time of digital data

C375S232000, C375S233000, C375S354000, C375S316000, C375S340000, C714S786000

Reexamination Certificate

active

10390831

ABSTRACT:
A calculation circuit for calculating a sampling phase error is provided. According to one aspect, a calculation circuit includes a first delay element chain having serially connected delay elements, for delaying a digital estimate of a decision device; a second delay element chain having serially connected delay elements, for delaying an equalized signal; a multiplier array which multiplies the undelayed digital estimate and the delayed estimates of all the delay elements of the first delay element chain by the equalized signal and the delayed output signals of all the delay elements of the second delay element chain to generate product signals; a weighting circuit multiplies the product signals generated by the multiplier array by adjustable weighting factors; and having an adder which adds the product signals weighted by the weighting circuit to the sampling phase error signal.

REFERENCES:
patent: 5581585 (1996-12-01), Takatori et al.
patent: 6707868 (2004-03-01), Camagna et al.
patent: 6754293 (2004-06-01), Henriksson et al.
patent: 6865588 (2005-03-01), Ling et al.
patent: 6985549 (2006-01-01), Biracree et al.
patent: 7039104 (2006-05-01), Shanbhag et al.
patent: 2003/0152180 (2003-08-01), Schenk
patent: 100 25 566 (2001-12-01), None
patent: 10025566 (2001-12-01), None
Mueller et al., “Timing Recovery in Digital Synchronous Data Receivers,”IEEE, Inc., New York, pp. 516-531, May 1, 1976.
European Search Report dated Oct. 28, 2005.

Affiliated with

Also associated with

Rating

Calculation circuit for calculating a sampling phase error does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Calculation circuit for calculating a sampling phase error, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Calculation circuit for calculating a sampling phase error will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3801060