Calculating circuit for dividing a fixed-point signal

Details Calculating circuit for dividing a fixed-point signal Calculating circuit for dividing a fixed-point signal

2005-05-10

2005-05-10

Wambach, Margaret R. (Department: 2816)

Electrical pulse counters, pulse dividers, or shift registers: c

Systems

Pulse multiplication or division

C377S115000, C377S117000

Reexamination Certificate

active

06891915

ABSTRACT:
1. A calculating circuit for dividing a fixed-point input signal consisting of a sequence of n-bit-wide digital data values by an adjustable dividing factor 2afor generating a divided fixed-point output signal, comprising: a signal input (2) for applying the data value sequence of the fixed-point input signal; a first addition circuit (6) which adds the digital data value present at the signal input (2) to a data value temporarily stored in a register (33) to form a max(n,a+1)+1-bit-wide first aggregate digital data value; a shift circuit (11) which shifts the first aggregate data value present by a data bits to the right so that the max(n,a+1)−a+1 higher-order data bits of the first aggregate data value are delivered at an output (12) of the shift circuit (11); a logic circuit (16) which logically ANDs the a lower-order data bits of the first aggregate data value with a logical data value in the case of a logically low output control signal of a control logic (53) and logically ORs these bits with the inverted logical data value in the case of a logically high output control signal of the control logic (53) and delivers them to the register (33) for temporarily storing the logically combined data value (dv1, dv2); a second addition circuit (37) which adds the data value delivered by the shift circuit (11) to a value one to form a second aggregate data value in the case of a logically high output control signal of the control logic (53); a signal output for delivering the sequence of the second aggregate data values as a divided fixed-point output signal; the control logic (53) delivering a logically high output control signal when the first aggregate data value is a negative number which cannot be divided by the dividing factor 2awithout remainder.

REFERENCES:
patent: 5014233 (1991-05-01), Kihava et al.
patent: 5365182 (1994-11-01), King
patent: 5673215 (1997-09-01), Tsay
patent: 5903486 (1999-05-01), Curtet
patent: 69030772 (1998-01-01), None
patent: 69504192 (1998-12-01), None

Affiliated with

Also associated with

Rating

Calculating circuit for dividing a fixed-point signal does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Calculating circuit for dividing a fixed-point signal, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Calculating circuit for dividing a fixed-point signal will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3416849