CAD and simulation system for targeting IC designs to multiple f

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

364490, H01L 2170

Patent

active

057548269

ABSTRACT:
Using the present invention, only a single design and development process needs to be conducted for ICs fabricated using a number of different fabrication processes. In one embodiment of this process, the IC is first designed on a CAD system using a generic Cell Based Architecture (CBA) library. This generic CBA library represents several libraries for different process technologies. The resulting generic design is then simulated and verified using best and worst case timing delays and other parameters which are derived from a combination of the various technologies. Hence, only one design need be created and simulated. Generic design rule and parasitic parameters are then used to optimize the placement and routing of the generic design. The post-layout generic design is then simulated and verified using performance characteristics determined by a combination of the technologies. The accepted, generic post-layout design is then ported for each intended fabrication process to create the mask patterns associated with each fabrication process.

REFERENCES:
patent: 4584653 (1986-04-01), Chih et al.
patent: 4686629 (1987-08-01), Noto et al.
patent: 4697241 (1987-09-01), Lavi
patent: 4700317 (1987-10-01), Watanabe et al.
patent: 4701860 (1987-10-01), Mader
patent: 4713773 (1987-12-01), Cooper et al.
patent: 4752887 (1988-06-01), Kuwahara
patent: 5351197 (1994-09-01), Upton et al.
patent: 5500805 (1996-03-01), Lee et al.
patent: 5563801 (1996-10-01), Lee et al.
B. Fawcett, "Tools to speed FPGA development", IEEE Spectrum, Nov. 1994, pp. 88-94.
R. Braham, "Application Software", IEEE Spectrum, Jan. 1995, pp. 66-70.
G. Skinner, "Progress toward a Computerized Mask Shop", Solid State Technology, May 1988, pp. 131-134.
E. Murphy, "Design Automation", IEEE Spectrum, Jan. 1988, pp. 34-37.
A. de Geus, "Logic synthesis speeds ASIC design", IEEE Spectrum, Aug. 1989, pp. 27-31.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

CAD and simulation system for targeting IC designs to multiple f does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with CAD and simulation system for targeting IC designs to multiple f, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CAD and simulation system for targeting IC designs to multiple f will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1863795

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.