Caching run-time variables in optimized code

Details Caching run-time variables in optimized code Caching run-time variables in optimized code

2004-10-29

2009-11-24

Vo, Ted T (Department: 2191)

Data processing: software development, installation, and managem

Software program development tool

Translation of code

C717S131000, C717S159000

Reexamination Certificate

active

07624388

ABSTRACT:
In one embodiment, the present invention includes a method for emitting a live range statement into a program for a memory variable to be cached during run-time that has at least one simulation state variable if the memory variable is dynamically mapped, and defining the simulation state variable at a first execution path of the program. In such manner, the program may be optimized using the live range statement and the simulation state variable. Also, a debugger may use the simulation state variables in obtaining and displaying the memory variable from a cache.

REFERENCES:
patent: 6072952 (2000-06-01), Janakiraman
patent: 6090155 (2000-07-01), Donovan et al.
patent: 9319615 (1997-12-01), None
patent: 10240564 (1998-09-01), None
patent: 2000029740 (1999-12-01), None
patent: WO 01/73549 (2001-10-01), None
Jaramillo, “Source Level Debugging Techniques and Tools for Optimized Code”, Thesis, University of Pittsburgh, pp. i-xiv, 1-125, 2000.
Intel, “Microengine Version 2 (MeV2): Microengine C Compiling Coding Consideration”, Jun. 2003, Intel Corporation, Version 0.4, 30 pages.
Chi et al., “Unified Management of Registers and Cache Using Liveness and Cache Bypass”, 1989, ACM, pp. 344-355.
Coutant et al., “DOC: A Practical Approach to Source-Level Debugging of Global Optimized Code”, 1988, Hewlett-Packard, pp. 125-134.
Bowman et al., “Decreasing Process Memory Requirements by Overlapping Program Portions”, 1998, IEEE, pp. 1-10.
Tice, Caroline and Susan L. Graham.OPTVIEW: A New Approach for Examining Optimized Code. ACM SIGPLAN/SIGSOFT Workshop on Program Analysis for Software Tools and Engineering (PASTE '98), Montreal Canada (Jun. 16, 1998). ACM SIGPLAN Notices, vol. 33, No. 7. Jul. 1998. pp. 19-27.
Adl-Tabatabai, Ali-Reza and Thomas Gross.Source-Level Debugging of Scalar Optimized Code. ACM SIGPLAN Symp. on Programming Language Design and Implementation. May 1996. pp. 33-43.
Adiletta, Matthew and Mark Rosenbluth, Debra Bernstein, Gilbert Wolrich, and Hugh Wilkinson.The Next Generation of Intel IXP Network Processors. Intel Technology Journal: Network Processors, vol. 6, issue 3. Aug. 15, 2002. pp. 9-16. http://developer.intel.com/technology/itj/2002/volume06issue03/vol6iss3—networkprocessors.pdf.
Advanced Software Development Tools for Intel IXP2XXX Network Processors. Intel Corporation White Papers. Oct. 2003. pp. 1-13. http://www.intel.com/design
etwork/papers/25413901.pdf.
Intel Internet Exchange Architecture(Intel IXA)Software Development Kit 3.1. Intel Corporation Product Brief. 2003. pp. 1-4.

Affiliated with

Also associated with

Rating

Caching run-time variables in optimized code does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Caching run-time variables in optimized code, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Caching run-time variables in optimized code will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4055442