Caching method and circuit for a memory system with circuit modu

Details Caching method and circuit for a memory system with circuit modu Caching method and circuit for a memory system with circuit modu

1995-06-07

1998-07-28

Swann, Tod R.

395480, G06F 1200

Patent

active

057872678

ABSTRACT:
A structure and method of implementing a cache memory for a multi-processor system. The cache memory includes a main memory which is coupled to a main memory bus. A plurality of processors can also be coupled to the main memory bus. The main memory includes a plurality of RAM circuit module memory banks. The sense amplifiers of a predetermined number of banks are used as cache memory (i.e., sense amplifier cache lines). The number of banks used with sense amplifiers activated is substantially less than the total number of banks. The banks which are not used as cache memory are kept in a precharged state.

REFERENCES:
patent: 4725945 (1988-02-01), Kronstadt
patent: 5301162 (1994-04-01), Shimizu
patent: 5307314 (1994-04-01), Lee
patent: 5497351 (1996-03-01), Oowaki
patent: 5499355 (1996-03-01), Krishnamohan
patent: 5528552 (1996-06-01), Kamisaki
patent: 5577223 (1996-11-01), Tanoi
patent: 5586078 (1996-12-01), Takage
Tanoi, "A 32-bank 256-Mb DRAM w/Cache & Tag", IEEE Journal of Solid State Circuits, Nov. 94 pp. 1330-1335.
Patterson, "Computer Architecture A Quantitative Approach" ISBN 1-55860-069-8, 1990. pp. 582-585.
Leventhal, "Leventhal's 80386 Programming Guide", ISBN 0-553-34529-X, 1987.
Handy, "The Cache Memory Book", ISBN 0-12-322985-5, 1993.
Gallant, "Cache-Coherency Protocols, Protocols Keep Data Consistent," Technology Update, EDN Mar. 14, 1991, pp. 41-50.
Pohm et al., "Memory Hierarchy Organizations," High-Speed Memory Systems, Reston Publishing, 1983, pp. 75-83.
Thapar et al., "Scalable Cache Coherence Analysis for Shared Memory Multiprocessors," Scalable Shared Memory Multiprocessors, Kluwer Academic Publishers, 1992, pp. 153-166.

Affiliated with

Also associated with

Rating

Caching method and circuit for a memory system with circuit modu does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Caching method and circuit for a memory system with circuit modu, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Caching method and circuit for a memory system with circuit modu will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-31556