Multiplex communications – Wide area network – Packet switching
Patent
1993-11-10
1996-10-22
Harvey, Jack B.
Multiplex communications
Wide area network
Packet switching
395298, 370 8513, G06F 1202
Patent
active
055686214
ABSTRACT:
A local bus subtractive decode device that improves the speed of its subtractive decoding by storing or caching subtractively decoded addresses. At the start of subsequent address cycles, this cached subtractive decode device compares the address and command on the local bus with the stored addresses and commands, and if it finds a match, claims the transaction as would a positive decode device. It can do so without conflict because no positive decode device will be claiming the transaction.
REFERENCES:
patent: 4597078 (1986-06-01), Kempf
patent: 4635192 (1987-01-01), Ceccon et al.
patent: 4882709 (1989-11-01), Wyland
patent: 4922503 (1990-05-01), Leone
patent: 5157774 (1992-10-01), Culley
patent: 5210850 (1993-05-01), Kelly et al.
patent: 5226150 (1993-07-01), Callander et al.
patent: 5245606 (1993-09-01), DeSouza
patent: 5287482 (1994-02-01), Arimilli et al.
patent: 5293495 (1994-03-01), Nguyen et al.
patent: 5325504 (1994-06-01), Tipley et al.
patent: 5379384 (1995-01-01), Solomon
Peripheral Component Interconnect (PCI), Revision 1.0 Specification, PCI Special Interest Group (Jun. 22, 1992).
Changes to PCI Specification, Rev. 1.0, Part 2, Preliminary, PCI Special Interest Group (1992).
Compaq Computer Corporation
Harvey Jack B.
Myers Paul R.
LandOfFree
Cached subtractive decode addressing on a computer bus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cached subtractive decode addressing on a computer bus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cached subtractive decode addressing on a computer bus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2366867