Cached random access memory device and system

Details Cached random access memory device and system Cached random access memory device and system

1990-02-21

1993-02-02

Bowler, Alyssa H.

Static information storage and retrieval

Associative memories

Ferroelectric cell

395425, 36518907, 36518905, 364DIG1, 36424341, G11C 1504, G06F 1200

Patent

active

051843200

ABSTRACT:
A device for reducing access time to RAM arrays, especially DRAMs, by including fast access cache rows, e.g., four rows, to store data from accessed rows of the array, where data can then be accessed without precharging, row decoding sensing, and other cycling usually required to access the DRAM. Address registers, comparators, and MRU/LRU register and other cache control logic may be included in the device. The device allows parallel transfer of data between the RAM array and the cache rows. The device may be constructed on a single chip. A system is disclosed which makes use of the cache RAM features in a data processing system to take advantage of the attributes of a cache RAM memory.

REFERENCES:
patent: 4167782 (1979-09-01), Joyce et al.
patent: 4168541 (1979-09-01), DeKarske
patent: 4219883 (1980-08-01), Kobayashi et al.
patent: 4577293 (1986-03-01), Matick et al.
patent: 4580240 (1986-04-01), Watanabe
patent: 4685082 (1987-08-01), Cheung
patent: 4758982 (1988-07-01), Price
Goodman, et al., "The Use of Static Column RAM as a Memory Hierarchy", IEEE, 1984, pp. 167-174.

Affiliated with

Also associated with

Rating

Cached random access memory device and system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Cached random access memory device and system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cached random access memory device and system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-11087