Cached multiprocessor system with pipeline timing

Details Cached multiprocessor system with pipeline timing Cached multiprocessor system with pipeline timing

1981-02-27

1983-07-05

Shaw, Gareth D.

Boots, shoes, and leggings

364900, G06F 910

Patent

active

043922007

ABSTRACT:
A multiprocessor data processing system, the processors (30) and input/output devices (32) of which share a common control unit (CCU 10) that includes a write-through cache memory (20), a memory management circuit (22) and an address translation circuit (24). The data processing system further includes random access memory (28) and a secondary storage facility (40, 42, 68, 70). The processors (30) and the input/output devices (32) use the memory management circuit (22), the address translation circuit (24) and the cache memory (20) in an ordered pipelined sequence. When a read command "misses" the cache memory (20), the CCU accesses the memory modules (28) for allocating its cache memory (20) and for returning read data to the processors (30) or input/output devices (32). The CCU also includes a duplicate tag store (67) that maintains a copy of the cache memory address tag store (20A) thereby to enable the CCU to update its cache memory when data is written into a memory location that is to be maintained in the cache memory.

REFERENCES:
patent: 4045781 (1977-08-01), Levy et al.
patent: 4225922 (1980-09-01), Porter

Affiliated with

Also associated with

Rating

Cached multiprocessor system with pipeline timing does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Cached multiprocessor system with pipeline timing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cached multiprocessor system with pipeline timing will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1443202