Cache tag memory having first and second single-port arrays and

Details Cache tag memory having first and second single-port arrays and Cache tag memory having first and second single-port arrays and

1992-11-02

1996-04-30

Moore, David K.

Static information storage and retrieval

Magnetic bubbles

Guide structure

395458, 395471, 365 49, G06F 1200, G06F 1500, G11C 1300

Patent

active

055133355

ABSTRACT:
A cache tag memory device having a memory array comprising a first single-port memory array, a second single-port memory array, and a dual-port memory array. A first port, accessed by a local processor, may read from and write to its corresponding single-port memory array and the dual-port memory array. A second port, accessed through a global system bus, may also read from and write to its corresponding second single-port memory array and the dual-port memory array. Both ports operate asynchronously relative to each other. Status bits indicating the status of the entries in the first and second single-port memory arrays are stored in the dual-port memory array and may be altered by the global system while the local processor is performing its operations.

REFERENCES:
patent: 4975872 (1990-12-01), Zaiki
patent: 5056002 (1991-10-01), Watanabe
patent: 5133058 (1992-07-01), Jensen
patent: 5226146 (1993-07-01), Milia et al.
patent: 5228135 (1993-07-01), Ikumi
patent: 5249283 (1993-09-01), Boland
patent: 5287322 (1994-02-01), Rastegar
patent: 5319768 (1994-06-01), Rastegar
patent: 5339322 (1994-08-01), Rastegar
Luo, "Performance Evaluation Of A Multiprocessor System with Dual-Port Directory Caches," IEEE Conf. On Communications, Computers and Signal Processing, May 1991, pp. 215-218.
Chuang et al. "An On-Chip 72K Pseudo Two-Port Cache Memory Subsystem," 1990 Symposium on VSLI Circuits, pp. 113, 114.
IBM Technical Disclosure Bulletin, vol. 23, No. 7B, Dec. 1980, New York, pp. 3461-3463, Yamour "Odd Even Interleave Cache With Optimal Hardware Array Cost, Cycle Time and Variable Data Port Width".
IEEE Journal Of Solid-State Circuits, vol. 26, No. 11, Nov. 1991, New York, pp. 1586-1592, Kobayashi et al. "A o.5-W 64-Kilobyte Snoopy Cache Memory with Pseudo Two-Port Operation".

Affiliated with

Also associated with

Rating

Cache tag memory having first and second single-port arrays and does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Cache tag memory having first and second single-port arrays and , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache tag memory having first and second single-port arrays and will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-636594