Cache system using mask bits to recorder the sequences for trans

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

395482, 395872, 3642423, 36424231, 36424341, 3642525, 3642597, 3649674, 3649582, 3649646, 364DIG1, 364DIG2, G06F 1300

Patent

active

054918111

ABSTRACT:
Apparatus and method for improving the rate of transfer of data in the context of a system memory operated in conjunction with a cache. In one form, mask bits in a mask bit register are associated to bytes of cache. The mask bits are changed in state when the corresponding byte in the cache is written. The mask bits are used in a reordered operating sequence to selectively write data from system memory into the cache after a write into cache. Data transfer performance is improved significantly in that the selective writing of data from system memory to cache can be completely eliminated when the mask bits indicate that a whole unit of the cache, typically a cache line, has been written during the data transfer into the cache.

REFERENCES:
patent: 4520439 (1985-05-01), Liepa
patent: 4719568 (1988-01-01), Carrubba et al.
patent: 4797813 (1989-01-01), Igarashi
patent: 4835678 (1989-05-01), Kofuji
patent: 5057837 (1991-10-01), Colwell et al.
patent: 5146573 (1992-09-01), Sato et al.
patent: 5155824 (1992-10-01), Edenfeld et al.
patent: 5163142 (1992-11-01), Mageau
patent: 5185875 (1993-02-01), Chinnaswamy et al.
patent: 5193167 (1993-03-01), Sites et al.
patent: 5202969 (1993-04-01), Sato et al.
patent: 5263142 (1993-11-01), Watkins et al.
patent: 5263144 (1993-11-01), Zurawski et al.
patent: 5276851 (1994-01-01), Thacker et al.
IBM Technical Disclosure Bulletin, vol. 31, No. 9, Feb. 89, Improving Operational Performance of Cache Memories--"Proper Handling of Store Misses in Write-In Caches", pp. 92-93.
Digest of Papers, Computer Society International Conference (Compcon85): "The Convex C-1 64-bit Supercomputer", Steve Wallach, 25, Feb. 85, San Francisco, CA; US pp. 122-126.
IBM Technical Disclosure Bulletin, vol. 31, No. 12, May 1989, pp. 281-282.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Cache system using mask bits to recorder the sequences for trans does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Cache system using mask bits to recorder the sequences for trans, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache system using mask bits to recorder the sequences for trans will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-246781

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.