Cache sub-array method and apparatus for use in microprocessor i

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

711 3, G06F 1750

Patent

active

058124187

ABSTRACT:
A cache sub-array method and apparatus for use in microprocessor integrated circuits. A processor unit is disposed within a central region of the microprocessor integrated circuit; a peripheral region is designated as a cache memory array region and surrounds the central region; a predetermined number of cache memory sub-arrays are placed in the peripheral region such that variable size cache memory arrays may be efficiently created. The cache memory sub-arrays contain a fixed fraction of a total cache word. The microprocessor integrated circuit itself has a modular cache memory array of variable size, and includes a central region having a processor unit disposed therein, a peripheral region designated as a cache memory array region surrounding the central region, and a predetermined number of cache memory sub-arrays disposed in the peripheral region such that the cache memory sub-arrays compose a modular cache memory array of variable size.

REFERENCES:
patent: 5253203 (1993-10-01), Partovi et al.
patent: 5276832 (1994-01-01), Holman, Jr.
patent: 5446856 (1995-08-01), Baber
patent: 5498990 (1996-03-01), Leung et al.
patent: 5509132 (1996-04-01), Matsuda et al.
patent: 5636125 (1997-06-01), Rostoker et al.
patent: 5752260 (1998-05-01), Liu

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Cache sub-array method and apparatus for use in microprocessor i does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Cache sub-array method and apparatus for use in microprocessor i, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache sub-array method and apparatus for use in microprocessor i will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1629387

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.