Cache providing caching/non-caching write-through and copyback m

Details Cache providing caching/non-caching write-through and copyback m Cache providing caching/non-caching write-through and copyback m

1989-10-30

1992-02-25

Lee, Thomas C.

Boots, shoes, and leggings

3642434, 36424341, 3649642, 36496421, 364DIG1, 364DIG2, G06F 1200

Patent

active

050918460

ABSTRACT:
A computing system, having a cache-memory management system, provides selectable access modes for addressable memory, providing cacheable and noncacheable access modes, definable on a fixed page boundary basis. The various access modes can be intermixed on a page by page basis within the translation logic of the cache-memory management system. The cache-memory management system provides high speed virtual to real address translation along with associated system tag data defining access priorities and access modes associated with each respective address translation. The selectable access modes provides software definable features, such as cacheable data or non-cacheable data, write-through or copyback main memory update strategies for cacheable data, and real memory address space selection as main memory real address space, versus Boot ROM real address space versus input/output real address space. Page tables are loaded into main memory which contain address translation data and associated system tags. Upon initialization of the modifiable translation logic in the cache-memory management system, the address translations and associated system tags are loaded into the address translation logic of the cache-memory management system. Thereafter, as a part of the virtual to real address translation performed by the cache-memory management system, access modes and attributes are determined for each address translation, to provide for proper memory access of cacheable versus non-cacheable storage, etc., as part of the address translation and memory management function.

REFERENCES:
patent: 3693165 (1972-09-01), Reiley et al.
patent: 3723976 (1973-03-01), Alvarez et al.
patent: 3761881 (1973-09-01), Anderson et al.
patent: 3764996 (1973-10-01), Ross
patent: 3820078 (1974-06-01), Curley et al.
patent: 3896419 (1975-07-01), Lange et al.
patent: 3898624 (1975-08-01), Tobias
patent: 3902164 (1975-08-01), Kelley et al.
patent: 3956737 (1976-05-01), Ball
patent: 4037209 (1977-07-01), Nakajima et al.
patent: 4057848 (1977-11-01), Hayashi
patent: 4068303 (1978-01-01), Morita
patent: 4077059 (1978-02-01), Cordi et al.
patent: 4142234 (1979-02-01), Bean et al.
patent: 4144563 (1979-03-01), Heuer et al.
patent: 4151593 (1979-04-01), Jenkins et al.
patent: 4161024 (1979-07-01), Joyce et al.
patent: 4161036 (1979-07-01), Morris et al.
patent: 4195340 (1980-03-01), Joyce
patent: 4219883 (1980-08-01), Kobayashi et al.
patent: 4229789 (1980-10-01), Morgan
patent: 4253145 (1981-02-01), Goldberg
patent: 4257097 (1981-03-01), Moran
patent: 4268907 (1981-05-01), Porter et al.
patent: 4295193 (1981-10-01), Pomerene
patent: 4314331 (1982-02-01), Porter et al.
patent: 4315310 (1982-02-01), Bayliss et al.
patent: 4360869 (1982-11-01), Stanley
patent: 4378591 (1983-03-01), Lemay
patent: 4380812 (1983-04-01), Ziegler, II et al.
patent: 4381541 (1983-04-01), Baumann, Jr. et al.
patent: 4386402 (1983-05-01), Toy
patent: 4392200 (1983-07-01), Arulpragasam et al.
patent: 4398243 (1983-08-01), Holberger
patent: 4400774 (1983-08-01), Toy
patent: 4405980 (1983-09-01), Hess
patent: 4407015 (1983-09-01), Ziobno
patent: 4407016 (1983-09-01), Bayliss et al.
patent: 4410944 (1983-10-01), Kronies
patent: 4433374 (1984-02-01), Hanson et al.
patent: 4439824 (1984-03-01), Tsiang
patent: 4442487 (1984-04-01), Fletcher et al.
patent: 4442488 (1984-04-01), Hall
patent: 4464712 (1984-08-01), Fletcher
patent: 4481573 (1984-11-01), Fukunaga et al.
patent: 4482952 (1984-11-01), Akagi
patent: 4493020 (1985-01-01), Kim et al.
patent: 4498135 (1985-02-01), Caudel
patent: 4500954 (1985-02-01), Duke et al.
patent: 4500962 (1985-02-01), Lamaire et al.
patent: 4502110 (1985-02-01), Saito
patent: 4507728 (1985-03-01), Sakamoto et al.
patent: 4513369 (1985-04-01), Saito
patent: 4525777 (1985-06-01), Webster et al.
patent: 4563737 (1986-01-01), Nakamura et al.
patent: 4581702 (1986-04-01), Saroka et al.
patent: 4604688 (1986-08-01), Tone
patent: 4620275 (1986-10-01), Wallach et al.
patent: 4635194 (1987-01-01), Burger et al.
patent: 4654819 (1987-03-01), Stiffler et al.
patent: 4669043 (1987-05-01), Kaplinsky
patent: 4680700 (1987-07-01), Hester et al.
patent: 4680702 (1987-07-01), McCarthy
patent: 4682281 (1987-07-01), Woffinden et al.
patent: 4685082 (1987-08-01), Cheung et al.
patent: 4686621 (1987-08-01), Keeley et al.
Long et al., "Conditional Cache Miss Facility for Handling Short/Long Cache Reports", IBM 7DB, vol. 25, No. 1, Jun. 1982, pp. 110-111.
MC68120/MC68121--Intelligen Peripheral Controller Users Manual, Motorola, Inc.
Electronics International, vol. 55, No. 16, Aug. 1982, pp. 112-117, N.Y., 115; P. Knudsen: "Supermini goes Multiprocessor Route to Put it Up Front in Performance".

Affiliated with

Also associated with

Rating

Cache providing caching/non-caching write-through and copyback m does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Cache providing caching/non-caching write-through and copyback m, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache providing caching/non-caching write-through and copyback m will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1897095