Cache-MMU system

Details Cache-MMU system Cache-MMU system

1989-05-01

1990-02-06

Heckler, Thomas M.

Boots, shoes, and leggings

36424341, 3642565, 3642384, G06F 1300

Patent

active

048992755

ABSTRACT:
A cache and memory management system architecture and associated protocol is disclosed. The cache and memory management system is comprised of a set associative memory cache subsystem, a set associative translation logic memory subsystem, hardwired page translation, selectable access mode logic, and selectively enableable instruction prefetch logic. The cache and memory management system includes a system interface for coupling to a systems bus to which a main memory is coupled, and is also comprised of a processor/cache bus interface for coupling to an external CPU. As disclosed, the cache memory management system can function as either an instruction cache with instruction prefetch capability, and on-chip program counter capabilities, and as a data cache memory management system which has an address register for receiving addresses from the CPU, to initiate a transfer of defined numbers of words of data commencing at the transmitted address.
Another novel feature disclosed is the quadword boundary, quadword line registers, and quadword boundary detector subsystem, which accelerates access of data within quadword boundaries, and provides for effective prefetch of sequentially ascending locations of storage instructions or data from the cache memory subsystem.

REFERENCES:
patent: 3693165 (1972-09-01), Reiley et al.
patent: 3723976 (1973-03-01), Alvarez et al.
patent: 3761881 (1973-09-01), Anderson et al.
patent: 3764996 (1973-10-01), Ross
patent: 3786427 (1974-01-01), Schmidt et al.
patent: 3896419 (1975-07-01), Lange et al.
patent: 3898624 (1975-08-01), Tobias
patent: 3902164 (1975-08-01), Kelley et al.
patent: 3956737 (1976-05-01), Ball
patent: 4037209 (1977-07-01), Nakajima et al.
patent: 4057848 (1977-11-01), Hayashi
patent: 4068303 (1978-01-01), Morita
patent: 4077059 (1978-02-01), Cordi et al.
patent: 4144563 (1979-03-01), Heuer et al.
patent: 4151593 (1979-04-01), Jenkins et al.
patent: 4161024 (1979-07-01), Joyce et al.
patent: 4161036 (1979-07-01), Morris et al.
patent: 4173783 (1979-11-01), Couleur et al.
patent: 4179734 (1979-12-01), O'Leary
patent: 4181934 (1980-01-01), Marenin
patent: 4189767 (1980-02-01), Ahuja
patent: 4195352 (1980-03-01), Tu et al.
patent: 4208716 (1980-06-01), Porter et al.
patent: 4215402 (1980-07-01), Mitchell et al.
patent: 4219883 (1980-08-01), Kobayashi et al.
patent: 4228497 (1980-10-01), Gupta
patent: 4229789 (1980-10-01), Morgan et al.
patent: 4253145 (1981-02-01), Goldberg
patent: 4257097 (1981-03-01), Moran
patent: 4268907 (1981-05-01), Porter et al.
patent: 4276594 (1981-06-01), Morley
patent: 4295193 (1981-10-01), Pomerene
patent: 4310880 (1982-01-01), Gehman
patent: 4314331 (1982-02-01), Porter et al.
patent: 4315310 (1982-02-01), Bayliss et al.
patent: 4315312 (1982-02-01), Schmidt
patent: 4325120 (1982-04-01), Colley et al.
patent: 4348724 (1982-09-01), Cushing et al.
patent: 4354225 (1982-10-01), Frieder et al.
patent: 4360869 (1982-11-01), Stanley
patent: 4371928 (1983-02-01), Barlow et al.
patent: 4378591 (1983-03-01), Lemay
patent: 4380812 (1983-04-01), Ziegler, II et al.
patent: 4381541 (1983-04-01), Baumann, Jr. et al.
patent: 4386402 (1983-05-01), Toy
patent: 4392200 (1983-07-01), Arulpragasam et al.
patent: 4392201 (1983-07-01), Brown et al.
patent: 4398243 (1983-08-01), Holberger
patent: 4400774 (1983-08-01), Toy
patent: 4405980 (1983-09-01), Hess
patent: 4407015 (1983-09-01), Ziobro
patent: 4407016 (1983-09-01), Ayliss et al.
patent: 4415969 (1983-11-01), Bayliss
patent: 4439829 (1984-03-01), Tsiang
patent: 4442487 (1984-04-01), Fletcher et al.
patent: 4442488 (1984-04-01), Hall
patent: 4443848 (1984-04-01), Gehman
patent: 4445177 (1984-04-01), Bratt et al.
patent: 4464712 (1984-08-01), Fletcher
patent: 4481573 (1984-11-01), Fukunaga et al.
patent: 4482952 (1984-11-01), Akagi
patent: 4493020 (1985-01-01), Kim et al.
patent: 4498135 (1985-02-01), Caudel
patent: 4500962 (1985-02-01), Lamaire et al.
patent: 4502110 (1985-02-01), Saito
patent: 4507728 (1985-03-01), Sakamoto et al.
patent: 4513369 (1985-04-01), Sato
patent: 4563737 (1986-01-01), Nakamura et al.
patent: 4581702 (1986-04-01), Saroka et al.
patent: 4604688 (1986-08-01), Tone
patent: 4620275 (1986-10-01), Wallach et al.
patent: 4635194 (1987-01-01), Burger et al.
patent: 4654819 (1987-03-01), Stiffler et al.
patent: 4669043 (1987-05-01), Kaplinsky
patent: 4680700 (1987-07-01), Hester et al.
patent: 4680702 (1987-07-01), McCarthy
patent: 4682281 (1987-07-01), Woffinden et al.
patent: 4685082 (1987-08-01), Cheung et al.
patent: 4700291 (1987-10-01), Saito
patent: 4719568 (1988-01-01), Carrubba et al.
patent: 4727484 (1988-02-01), Saito
Losq et al., "Conditional Cache Miss Facility for Handling Short/Long Cache Requests," IBM TDB, vol. 25, No. 1, Jun. '82, pp. 110-111.
MC68120/MC68121--Intelligen Peripheral Controller Users Manual, Motorola, Inc.
Electronics International, vol. 55, No. 16, Aug. 1982, pp. 112-117, N.Y., 115; P. Knudsen: "Supermini Goes Multiprocessor Route to Put It Up Front in Performance."

Affiliated with

Also associated with

Rating

Cache-MMU system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Cache-MMU system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache-MMU system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-445099