Boots – shoes – and leggings
Patent
1981-10-02
1984-07-03
Chan, Eddie P.
Boots, shoes, and leggings
G06F 1300
Patent
active
044583109
ABSTRACT:
A data processing system having a processor, main memory, and a cache memory system which implements the least recently used replacement algorithm in replacing cache memory words with main memory words. The cache memory system is comprised of a cache control circuit and a plurality of cache memories. Each cache memory stores cache memory words having a similar time usage history. The first cache memmory stores cache memory words which are more recently used than the cache memory words in the second cache memory, and the second cache memory stores cache memory words which are more recently used than the cache memory words in the third cache memory. When a main memory word must be transferred to the cache memory, the main memory word is stored in the first memory; and the first cache memory's least recently used cache memory word is stored in the second cache memory. The least recently used cache memory word from the second cache memory is stored in the third cache memory. These operations maintain the proper time usage history of the cache memories.
REFERENCES:
patent: 3588829 (1971-06-01), Boland et al.
patent: 3840862 (1974-10-01), Ready
patent: 3949368 (1976-04-01), West
patent: 4084230 (1978-04-01), Matick
patent: 4128882 (1978-12-01), Dennis
patent: 4322795 (1982-03-01), Lange et al.
AT&T Bell Laboratories
Chan Eddie P.
Schatoff O.
Visserman P.
LandOfFree
Cache memory using a lowest priority replacement circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cache memory using a lowest priority replacement circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache memory using a lowest priority replacement circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1633511