Patent
1996-02-21
1997-10-07
Chan, Eddie P.
395455, 395463, 395471, 395494, 395495, G06F 1208, G06F 1316
Patent
active
056757654
ABSTRACT:
Two independently accessible subdivided cache tag arrays and a cache control logic is provided to a set associative cache system. Each tag entry is stored in two subdivided cache tag arrays, a physical and a set tag array such that each physical tag array entry has a corresponding set tag array entry. Each physical tag array entry stores the tag addresses and control bits for a set of cache lines. The control bits comprise at least one validity bit indicating whether the data stored in the corresponding cache line is valid. Each set tag array entry stores the descriptive bits for a set of cache lines which consists of the most recently used (MRU) field identifying the most recently used cache lines of the cache set. Each subdivided tag array is provided with its own interface to enable each array to be accessed concurrently but independently by the cache control logic which performs read and write operations against the cache. The cache control logic makes concurrent and independent accesses to the separate tag arrays to read and write the control and descriptive information in the tag entries. The accesses are grouped by type of operation to be performed and each type of accesses is made during predesignated time slots in an optimized manner to enable the cache control logic to perform certain selected read/write accesses to the physical tag array while performing other selected independent read/write accesses to the set tag array concurrently.
REFERENCES:
patent: 4439829 (1984-03-01), Tsiang
patent: 4525777 (1985-06-01), Webster et al.
patent: 4695943 (1987-09-01), Keeley et al.
patent: 4928239 (1990-05-01), Baum et al.
patent: 4939641 (1990-07-01), Schwartz et al.
patent: 5029070 (1991-07-01), McCarthy et al.
patent: 5060136 (1991-10-01), Furney et al.
patent: 5067078 (1991-11-01), Talgam et al.
patent: 5210845 (1993-05-01), Crawford et al.
patent: 5268995 (1993-12-01), Diefendorff et al.
patent: 5319766 (1994-06-01), Thaller et al.
patent: 5361340 (1994-11-01), Kelly et al.
The Cache Memory Handbook; Jim Handy; Academic Press, Inc.; 1993; pp. 132-133.
Hayes Norman M.
Malamy Adam
Patel Rajiv N.
Bragdon Reginald G.
Chan Eddie P.
Sun Microsystems Inc.
LandOfFree
Cache memory system with independently accessible subdivided cac does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cache memory system with independently accessible subdivided cac, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache memory system with independently accessible subdivided cac will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2365180