Patent
1995-10-23
1997-07-15
Kim, Matthew M.
395403, 395452, 395455, G06F 1208
Patent
active
056491549
ABSTRACT:
A cache memory system with a secondary cache integrated with a direct mapped primary cache in a single structure preferably constructed on a VLSI chip. The secondary cache uses the same output data bitlines, sense amplifiers, and bus drivers as the direct mapped cache. In a first machine cycle, input address tags are simultaneously compared to tag bits in the primary cache and the secondary cache. If the comparison results in a miss in the primary cache and a hit in the secondary cache, the secondary cache data is fed to the microprocessor in the next machine cycle, precluding the need for a main memory access. Thus, allowing data to be read directly from the secondary cache without using an extra machine cycle to load it first into the direct cache. The secondary cache comprises a miss cache which is loaded from main memory with data missing from the primary cache in the first machine cycle. Alternatively, the secondary cache comprises a victim cache which is loaded with a line of the primary cache which is replaced after loading missed data from main memory.
REFERENCES:
patent: 4464717 (1984-08-01), Keeley et al.
patent: 4823259 (1989-04-01), Aichelmann, Jr. et al.
patent: 4831625 (1989-05-01), Chiu et al.
patent: 5058006 (1991-10-01), Durdan et al.
patent: 5095424 (1992-03-01), Wofinden et al.
patent: 5113510 (1992-05-01), Hillis
patent: 5136700 (1992-08-01), Thacker
patent: 5170476 (1992-12-01), Laakso et al.
patent: 5201041 (1993-04-01), Bohner et al.
patent: 5202968 (1993-04-01), Sato
patent: 5210849 (1993-05-01), Takahashi et al.
patent: 5214765 (1993-05-01), Jensen
patent: 5224217 (1993-06-01), Zangenehpour
patent: 5226009 (1993-07-01), Arimoto
patent: 5249282 (1993-09-01), Segers
patent: 5261066 (1993-11-01), Jouppi et al.
patent: 5285323 (1994-02-01), Hetherington et al.
patent: 5535359 (1996-07-01), Hata et al.
patent: 5537571 (1996-07-01), Deville
Hwang, Kai, Faye A. Briggs, "Computer Architecture and Parallel Processing"; McGraw-Hill, 1984, pp. 102-107.
Jouppi, N.P., "Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache and Prefetch Buffers", Proceedings, The 17th, Annual International Symposium of Computer Architecture, May 28-31, 1990, IEEE Computer Society Press, pp. 364-373. (First page of article not available to applicants).
De Blasi, "Computer Architecture", ISBN 0-201-41603-4 (Addison-Wesley, 1990), pp. 273-291.
Stone, "High Performance Computer Architecture", ISBN 0-2-1-51377-3 (Addison-Wesley, 2d Ed. 1990), pp. 29-39.
Tabak, "Advanced Microprocessors", ISBN 0-07-062807-6 (McGraw-Hill, 1991) pp. 244-248.
"Second-Level Shared Cache Implementation for Multiprocessor Computers with a Common Interface for the Second-Level Shared Cache and the Second-Level Private Cache", IBM Technical Disclosure Bulletin, vol. 33, No. 11, Apr. 1991.
Hochstedler, Charles M., "Second-Level-Cache Steigert Systemleistung", Design&Elektronik, vol. 18.9, 1990, pp. 86-88.
Eichele, Herbert, "Multiprozessorsysteme", Chap. 5, B. G. Teubner, 1990.
Emerson Paul G.
Kumar Rajendra
Hewlett--Packard Company
Kim Matthew M.
LandOfFree
Cache memory system having secondary cache integrated with prima does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cache memory system having secondary cache integrated with prima, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache memory system having secondary cache integrated with prima will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1499546