Cache memory system having error correcting circuit

Details Cache memory system having error correcting circuit Cache memory system having error correcting circuit

1988-10-06

1990-08-28

Atkinson, Charles E.

Excavating

371 402, G06F 1110

Patent

active

049531646

ABSTRACT:
There are provided a first memory cell array and a second memory cell array. The first memory cell array comprises a dynamic RAM and the second memory cell array comprises a static RAM. In addition, the second memory cell array has smaller capacity than that of the first memory cell array. An error correcting circuit, a check bit generating circuit and a register are connected between the first memory cell array and the second memory cell array. Data which is frequently accessed is transferred from the first memory cell array to the second memory cell array and stored therein. Access is made to the second memory cell array. When data which is required is not in the second memory cell array, access is made to the first memory cell array. At the time of transferring data from the first memory cell array to the second memory cell array, errors are corrected by the error correcting circuit. The check bit generating circuit is responsive to data whose error is corrected by the error correcting circuit for generating new check bits.

REFERENCES:
patent: 3814921 (1974-06-01), Nibby et al.
patent: 4077028 (1978-02-01), Lui et al.
patent: 4493081 (1985-01-01), Schmidt
patent: 4577293 (1986-03-01), Matick et al.
patent: 4617660 (1986-10-01), Sakamoto
patent: 4654847 (1987-03-01), Dutton
patent: 4703453 (1987-10-01), Shinoda et al.
patent: 4791642 (1988-12-01), Taylor
"A 70-ns Word-Wide 1-Mbit ROM with On-Chip Error-Correction Circuits", IEEE Journal of Solid-State Circuits by H. Davis, pp. 958-963.
"Error-Correcting Codes for Semiconductor Memory Applications: A State-of-the-Art Review", IBM J. Res. Develop. by Chen et al, pp. 124-134.
"Soft Error Analysis of Fully Static MOS RAM", Japanese Journal of Applied Physics, by Yoshimoto et al., pp. 69-73.
"Influences on Soft Error Rates in Static RAM's", IEEE Journal of Solid-State Circuits, by P. Carter et al., pp. 430-436.
"A Submicron 1 Mbit Dynamic RAM with a 4-Bit-at-a-Time Built-In ECC Circuit", IEEE Journal of Solid-State Circuits by J. Yamada et al., pp. 627-633.

Affiliated with

Also associated with

Rating

Cache memory system having error correcting circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Cache memory system having error correcting circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache memory system having error correcting circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1595100