Cache memory system for vector processing

Details Cache memory system for vector processing Cache memory system for vector processing

1992-05-14

1995-01-03

Dixon, Joseph L.

Boots, shoes, and leggings

395425, 36424341, 364253, 3642551, 3642553, 3642563, 3642568, 364DIG1, G06F 1202, G06F 1216

Patent

active

053793935

ABSTRACT:
A cache memory system for use during vector processing in a processor. The processor contains a central processing unit (CPU) and a main memory. The system includes a vector cache memory, a first address register, a main memory address calculation unit, and a cache address calculation unit. The first register stores a first address associated with an instruction executed by the CPU. The main memory address calculation unit is coupled to the first address register for calculating a second address utilizing the first address and vector stride data associated with said executed instruction. The second address is utilized to access the main memory. The cache address calculation unit is coupled to both the first address register and the main memory address calculation unit for calculating the third address utilizing portions of the first address and portions of the second address. The third address is utilized to access the vector cache memory.

REFERENCES:
patent: 4638431 (1987-01-01), Nishimura
patent: 4888679 (1989-12-01), Fossum et al.
patent: 4958274 (1990-09-01), Dutton et al.
patent: 5063497 (1991-11-01), Cutler et al.
patent: 5133059 (1992-07-01), Ziegler et al.
patent: 5134695 (1992-07-01), Ikeda
Bailey, David H., "Vector Computer Memory Bank Contention", IEEE Transactions on Computers, vol. C-36, No. 3, Mar. 1987, pp. 293-298.
Budnik, Paul and David J. Kuck, "The Organization and Use of Parallel Memories", IEEE Transactions on Computers, Dec. 1971, pp. 1566-1569.
Fu, John W. C., and Janak H. Patel, "Data Prefetching in Multiprocessor Vector Cache Memories", Center for Reliable and High-Performance Computing, University of Illinois at Urbana-Champaign, 1991, pp. 54-63.
Gannon, Dennis, William Jalby, and Kyle Gallivan, "Strategies for Cache and Local Memory Management by Global Program Transformation", International Conference on Supercomputing, 1987, pp. 229-254.
Harper, III, David T., "Block, Multistride Vector, and FFT Accesses in Parallel Memory System", IEEE Transactions on Parallel and Distribution Systems, vol. 2, No. 1, Jan. 1991, pp. 43-51.
Hill, Mark D., "A Case for Direct-Mapped Caches", IEEE Computer, Dec. 1988, pp. 25-40.
Lam, Monica S., Edward E. Rothberg, and Michael E. Wolf, "The Cache Performance and Optimizations of Blocked Algorithms", 4th International Conference on ASPLOS, 1991, pp. 63-74.
Lawrie, Duncan H. and Chandra R. Vora, "The Prime Memory System for Array Access", IEEE Transactions on Computers, vol. C-31, No. 5, May 1982, pp. 435-442.
Oed, Wilfred, and Otto Lange, "On the Effective Bandwidth of Interleaved Memories in Vector Processor Systems", IEEE Transactions on Computers, vol. C-34, No. 10, Oct. 1985, pp. 949-957.
Raghavan, Ram and John P. Hayes, "On Randomly Inerleaved Memories", Proceedings of Supercoputing, 1990, pp. 49-57.
Smith, Alan Jay, "Cache Memories", Computing Surveys, vol. 14, No. 3, Sep. 1982, pp. 473-523.
So, Kimming, and Vittorio Zecca, "Cache Performance of Vector Processors", International Symposium on Computer Architecture, 1988, pp. 261-268.
Yang, Qing, Laxmi N. Bhuyan, and Bao-Chyn Liu, "Analysis and Comparison of Cache Coherence Protocols for a Packet-Switched Multiprocessor", IEEE Transactions on Computers, vol. 38, No. 8, Aug. 1989, pp. 1143-1153.
Dongarra, J. et al., "A Set of Level 3 Basic Linear Algebra Subprograms", ACM Transactions on Mathematics Software, vol. 16-1, Mar. 1990, pp. 1-17.
Abu-Sufah, W., and A. D. Malony, "Vector Processing on the ALLIANT FX/8 Microprocessor", International Conference on Parallel Processing, Aug. 1986, pp. 559-566.
Bandarkar, D. and R. Brunner, "VAX Vector Architecture", Proc. 17th International Symposium on Computer Architecture, 1990, pp. 204-215.
Hennessy, J. L. and D. A. Patterson, Computer Architecture, A Quantitative Approach, Morgan Kaufmann, 1990.
Stone, H. S., High Performance Computer Architecture, Addison-Wesley, 1990.
Pettofrezzo, A. J., and D. R. Byrkit, Elements of Number Theory, Prentice-Hall, 1970.
Cooley, J. W., The Structure of FFT and Convolution Algorithms, Research Report, IBM T. J. Watson Research Center, 1990.

Affiliated with

Also associated with

Rating

Cache memory system for vector processing does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Cache memory system for vector processing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache memory system for vector processing will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2217739