Cache memory system for dynamically altering single cache memory

Details Cache memory system for dynamically altering single cache memory Cache memory system for dynamically altering single cache memory

1990-02-26

1993-07-20

Lee, Thomas C.

Boots, shoes, and leggings

395425, 364DIG2, 36424341, 36424342, 3642613, 3642624, 364938, 364DIG1, G06F 1208, G06F 930

Patent

active

052300684

ABSTRACT:
A system which integrates the multiple instruction queues and the branch target cache (BTC) of a high performance CPU design into a single physical structure. Effectively, the queues are merged into the BTC in such a manner that, at any point in time, most of this structure functions as a BTC while certain entries function as instruction queues.
By using parts of the BTC to serve as instruction queues, the inefficiency of separate queue structures is eliminated and the queues are implemented with the greater device density characteristic of the RAM structure which the BTC core is based on. This merging of these structures also substantially simplifies the instruction queue control and the routing of instruction words between BTC entries and queues.

REFERENCES:
patent: 4295193 (1981-10-01), Pomerene
patent: 4442488 (1984-04-01), Hall
patent: 4594659 (1986-06-01), Guenthner et al.
patent: 4604691 (1986-08-01), Akagi
patent: 4679141 (1987-07-01), Pomerene et al.
patent: 4691277 (1987-09-01), Kronstadt et al.
patent: 4722050 (1988-01-01), Lee et al.
patent: 4775955 (1988-10-01), Liu
patent: 4777587 (1988-10-01), Case et al.
patent: 4777594 (1988-10-01), Jones et al.
patent: 4796175 (1989-01-01), Matsuo et al.
patent: 4802113 (1989-01-01), Onishi et al.
patent: 4827402 (1989-05-01), Wada
patent: 4847753 (1989-07-01), Matsuo et al.
patent: 4853840 (1989-08-01), Shibuya
patent: 4858104 (1989-08-01), Matsuo et al.
patent: 4860199 (1989-08-01), Langendorf et al.
patent: 4882673 (1989-11-01), Witt
patent: 4894772 (1990-01-01), Langendorf
patent: 4926323 (1990-05-01), Baror et al.
patent: 4933837 (1990-06-01), Freidin
patent: 4942520 (1990-07-01), Langendorf
patent: 4943908 (1990-07-01), Emma et al.
patent: 4984154 (1991-01-01), Hanatani et al.
patent: 4991078 (1991-02-01), Wilhelm et al.
patent: 4991080 (1991-02-01), Emma et al.
patent: 5072364 (1991-12-01), Jardine et al.
patent: 5093778 (1992-03-01), Favor et al.
patent: 5136696 (1992-08-01), Beckwith et al.
patent: 5136697 (1992-08-01), Johnson
patent: 5142634 (1992-08-01), Fite et al.
patent: 5163140 (1992-11-01), Stiles et al.
David R. Stiles and Harold L. McFarland; "Piperline Control for a Single Cycle VLSI Implementation of a Complex Instruction Set Computer"; Computer Society of the IEEE; pp. 504-508.
A. Thampy Thomas; "A Single Cycle VLSI CISC-Based Workstation: System Overview and Performance Characteristics"; Computer Society of the IEEE; pp. 500-503.
Atig Raza; "Technology Constraints on VLSI Processor Implementation"; Computer Society of the Thirty-Fourth IEEE; pp. 509-512.

Affiliated with

Also associated with

Rating

Cache memory system for dynamically altering single cache memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Cache memory system for dynamically altering single cache memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache memory system for dynamically altering single cache memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1767485