Boots – shoes – and leggings
Patent
1991-09-26
1994-02-15
Dixon, Joseph L.
Boots, shoes, and leggings
36424341, 3642448, 3649659, 364968, 395325, G06F 1300, G06F 1340
Patent
active
052874800
ABSTRACT:
A cache memory structure comprises a cache memory that has a plurality of ports for reading data from the cache memory and a plurality of ports for writing data into the cache memory. A switching network matrix having controllable switch elements for connecting of the cache memory ports to bus terminals is arranged between the bus terminals and processors, to an instruction unit of a processor, to a main memory, and to the cache memory. The switch elements of the switching network matrix are controlled by a cache memory controller such that the bus terminals can be selectively connected to the write or read ports of the cache memory. With the assistance of the switching network matrix, it becomes possible to select the number of ports of the cache memory to be less than the plurality of bus terminals that access the cache memory.
REFERENCES:
patent: 4158235 (1979-06-01), Cau et al.
patent: 4449183 (1984-05-01), Flahive et al.
patent: 4905114 (1990-02-01), Brenza
patent: 4975872 (1990-12-01), Zaiki
patent: 5056015 (1991-10-01), Baldwin et al.
IBM Technical Disclosure Bulletin, "Shared Instruction and/or Data Caches in a Multiprocessing System," vol. 27, No. 12, May 1985 pp. 6845-6846.
Dixon Joseph L.
Peikari Behzad James
Siemens Aktiengesellschaft
LandOfFree
Cache memory for independent parallel accessing by a plurality o does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cache memory for independent parallel accessing by a plurality o, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache memory for independent parallel accessing by a plurality o will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1214782