Cache memory capable of using faulty tag memory

Details Cache memory capable of using faulty tag memory Cache memory capable of using faulty tag memory

1997-07-16

1998-10-20

Hoang, Huan

Static information storage and retrieval

Associative memories

Ferroelectric cell

36518907, 365200, G11C 1500

Patent

active

058256822

ABSTRACT:
In a cache memory, a flag register stores flag bits for showing whether or not regions of a tag memory are faulty. The flag register is accessed by a part of a first cache address generated from a data processing unit. A cache address generating circuit combines the above-mentioned part with outputs of the flag register to generate a second cache address for accessing a tag memory. A comparator compares the first cache address with an address read from the tag memory. A data memory accessing circuit accesses the data memory by the first cache address in accordance with whether or not the first cache address coincides with the address read from the tag memory. A determining circuit determines whether the regions of the tag memory are faulty, so that one of the flag bits accessed by the second cache address is adjusted in accordance with whether or not a corresponding one of the regions of the tag memory is faulty.

REFERENCES:
patent: 5544293 (1996-08-01), Nozawa
patent: 5617347 (1997-04-01), Lauritzen
patent: 5668766 (1997-09-01), Bramnik

Affiliated with

Also associated with

Rating

Cache memory capable of using faulty tag memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Cache memory capable of using faulty tag memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache memory capable of using faulty tag memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-252553