Boots – shoes – and leggings
Patent
1991-04-30
1993-12-28
Robertson, David L.
Boots, shoes, and leggings
364DIG1, 36424341, 3642436, G06F 1200
Patent
active
052747905
ABSTRACT:
A cache memory apparatus to be coupled to a main memory, comprises a cache memory having a plurality of ports and capable of being independently accessed through the plurality of ports. The cache memory stores a portion of data stored in the main memory and tag information indicating memory locations within the main memory of the data portion stored in the cache memory. A hit discriminator receives first tag information included in an address given when the cache memory is accessed and second tag information read from the cache memory in accordance with the given address, in order to discriminate a cache-hitting and a cache-missing on the basis of the first and second tag information. A replacement control circuit operates for replacing data and corresponding tag information in the cache memory when the cache-missing is discriminated by the hit discriminating circuit. A replacement limiting circuit operates for limiting the replacement of the cache memory to one time when a plurality of accesses to the same address are generated and all the plurality of accesses to the same address are missed.
REFERENCES:
patent: 4392200 (1983-07-01), Arulpragasam et al.
patent: 4768148 (1988-08-01), Keeley et al.
"IBM Technical Disclosure Bulletin"; vol. 27, No. 9 (Feb. 1985).
NEC Corporation
Robertson David L.
LandOfFree
Cache memory apparatus having a plurality of accessibility ports does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cache memory apparatus having a plurality of accessibility ports, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache memory apparatus having a plurality of accessibility ports will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1550784