Cache locking controls in a multiprocessor

Details Cache locking controls in a multiprocessor Cache locking controls in a multiprocessor

1981-03-23

1985-04-23

Shaw, Gareth D.

Boots, shoes, and leggings

G06F 1308

Patent

active

045133670

ABSTRACT:
A lock array is provided with bit positions corresponding to each line entry in an associated cache directory. When a lock bit is on, it inhibits the castout, replacement, or invalidation of the associated cache line, which operations are allowed when the lock bit is off. The lock bit may be in an off state while an associated valid bit is set on, but once the lock bit is set on the valid bit cannot be set off until the lock bit is first set off. Lock array controls operate with a replacement selection circuit (which may be conventional) to eliminate each locked line from being a replacement candidate in its congruence class in a set-associative store-in-cache in a multiprocessor (MP). The lock array enables simultaneous reset of all lock bits at each checkpoint without disturbing the status of the associated cache directory. A special type of IE operand request, called a store-interrogate (SI) request, is used to lock the accessed line, whether or not the SI request hits or misses in the cache. Any locked line can continue to receive any fetch, SI, or store cache request from its own IE. Any line remains unlocked as long as it is not accessed by a SI request; that is a line remains unlocked as long as it only receives fetch requests, and fetch requests are generally much more numerous than SI requests. Line locking enables the castout or invalidation of unlocked cache lines during a checkpoint interval.

REFERENCES:
patent: 3533065 (1970-10-01), McGilvray et al.
patent: 3533082 (1970-10-01), Schnabel et al.
patent: 3539996 (1970-11-01), Bee et al.
patent: 3564506 (1971-02-01), Bee et al.
patent: 3736566 (1973-05-01), Anderson et al.
patent: 4077059 (1978-02-01), Cordi et al.
patent: 4084230 (1978-04-01), Matick
patent: 4136386 (1979-01-01), Annunziata
patent: 4164017 (1979-08-01), Randell et al.
patent: 4195340 (1980-03-01), Joyce
patent: 4195341 (1980-03-01), Joyce et al.
patent: 4293910 (1981-10-01), Flusche et al.
patent: 4317168 (1982-02-01), Messina et al.
patent: 4387427 (1983-06-01), Cox et al.
Cache Purge in Store-In-Cache-System, Annunziata et al., IBM Technical Disclosure, vol. 20, No. 9, Feb. 1978.
Lucas, Overlapped Checkpointing, IBM Tech. Disc. Bul., vol. 21, No. 1, 6/78, p. 280.
Weinberger, Buffer Store Replacement by Selection Based on Probable Least Recent Usage, IBM Tech. Disc. Bul., 7/71, p. 430.

Affiliated with

Also associated with

Rating

Cache locking controls in a multiprocessor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Cache locking controls in a multiprocessor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache locking controls in a multiprocessor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-39763