Boots – shoes – and leggings
Patent
1986-09-18
1989-03-21
Williams, Jr., Archie E.
Boots, shoes, and leggings
G06F 1300, G06F 1338
Patent
active
048149810
ABSTRACT:
A mechanism for determining when the contents of a block in a cache memory have been rendered stale by DMA activity external to a processor and for marking the block stale in response to a positive determination. The commanding unit in the DMA transfer, prior to transmitting an address, asserts a cache control signal which conditions the processor to receive the address and determine whether there is a correspondence to the contents of the cache. If there is a correspondence, the processor marks the contents of that cache location for which there is a correspondence stale.
REFERENCES:
patent: 4161024 (1979-07-01), Joyce et al.
patent: 4161782 (1979-09-01), Joyce et al.
patent: 4195340 (1980-03-01), Joyce
patent: 4249250 (1981-02-01), Scowen
patent: 4349871 (1982-09-01), Lary
patent: 4419725 (1983-12-01), George et al.
patent: 4426682 (1984-01-01), Riffe et al.
patent: 4439829 (1984-03-01), Tsiang
patent: 4458310 (1984-07-01), Chang
patent: 4464712 (1984-08-01), Fletcher
patent: 4471429 (1984-09-01), Porter et al.
patent: 4567578 (1986-01-01), Cohen et al.
patent: 4607331 (1986-08-01), Goodrich et al.
patent: 4648030 (1987-03-01), Bomba et al.
patent: 4654819 (1987-03-01), Stiffler et al.
Digital Equipment Corporation
Mohamed Ayni
Williams Jr. Archie E.
LandOfFree
Cache invalidate protocol for digital data processing system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cache invalidate protocol for digital data processing system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache invalidate protocol for digital data processing system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-482964