Patent
1991-04-12
1994-08-16
Robertson, David L.
G06F 1314
Patent
active
053393996
ABSTRACT:
A cache controller sits in parallel with a microprocessor bus and includes a tag RAM for associatively searching a directory for cache data-array addresses. Two normal address latches are provided to capture a cycle address in case the current cycle is extended by a pending tag RAM access. At any time, except when the next cycle has started, but during which the current cycle is in progress, one latch is open to an input buffer such that the input address is latched by that latch. The other latch holds the current cycle address until the cycle ends. The current cycle can be extended with snoops. The current cycle address has to be maintained as long as the cycle is still in progress. In the meantime, the external cycle might have ended and a next cycle started. The second address latch is used to capture the address corresponding to this new cycle. As signal selects which of the two latches will supply the address via a MUX to the tag RAM. Logic switches the two input address latches so that the tag RAM sees a constant address for the duration of a cycle while at the same time a new cycle address can be received.
REFERENCES:
patent: 4716545 (1987-12-01), Whipple et al.
patent: 4982402 (1991-01-01), Beaven et al.
patent: 5107462 (1992-04-01), Grundmann et al.
Lee Yong
Nadir James
Palasamudram Nagraj
Intel Corporation
Lamb Owen L.
Robertson David L.
LandOfFree
Cache controller that alternately selects for presentation to a does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cache controller that alternately selects for presentation to a , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache controller that alternately selects for presentation to a will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-959640