Boots – shoes – and leggings
Patent
1990-01-11
1993-07-06
Dixon, Joseph L.
Boots, shoes, and leggings
364DIG1, 36424341, 36424344, 3649314, G06F 1200
Patent
active
052261441
ABSTRACT:
A data processing system that includes a plurality of processors with at least a portion of this plurality of processors each individually connected to a cache memory for storing data for that processor. Each cache memory includes a cache controller that is connected to a bus. Each controller includes a circuit for independently storing a data coherency procedure indicator indicating that the controller will perform one of two or more data coherency procedures. According to one procedure, when data is updated in a cache memory, corresponding data is updated in another cache that stores the corresponding data. In a second data coherency procedure, when data is updated in one cache, the corresponding data stored in another cache is invalidated. The individual and independent storing of the coherency procedure indicator enables each cache to perform either one or the other data coherency procedure without interfering with the data coherency procedures performed by other caches in the data processing system. Furthermore, the cache that is updating data provides an updating signal on the bus, which is received by the other caches on the bus. The controllers of those caches will then either update or invalidate any corresponding data in accordance with those caches stored coherency procedure indicators.
REFERENCES:
patent: 4493026 (1985-01-01), Olnowich
patent: 4494190 (1985-01-01), Peters
patent: 4639860 (1987-01-01), Peters
patent: 4669043 (1987-05-01), Kaplinsky
patent: 4719568 (1988-01-01), Carrubba et al.
patent: 4928225 (1990-05-01), McCarthy et al.
patent: 4933835 (1990-06-01), Sachs et al.
patent: 4959777 (1990-09-01), Holman, Jr.
patent: 5008813 (1991-04-01), Crane et al.
patent: 5025365 (1991-06-01), Mathur et al.
patent: 5029070 (1991-07-01), McCarthy et al.
patent: 5043886 (1991-08-01), Witek et al.
patent: 5113514 (1992-05-01), Albonesi et al.
"Shared Memory Systems on The Futurebus", P. Sweazey, Compcon Spring 88, San Francisco, 29th Feb.-4th Mar. 1988, Conf. 33, pp. 505-511, IEEE, New York.
"Caching on Futurebus", Electronic Engineering, vol. 60, No. 739, Jul. 1988, pp. 31, 33, 34, 36, Woolwich, London, GB.
"The NS32605 Cache Controller", L. K. Quinones, Compcon Spring 88, San Francisco, 29th Feb.-4th Mar. 1988, conf. 33, pp. 218-222, IEEE, New York.
Moriwaki Atsushi
Shimizu Shigenori
Asta Frank J.
Dixon Joseph L.
Drake Paul S.
International Business Machines - Corporation
Tyson Thomas E.
LandOfFree
Cache controller for maintaining cache coherency in a multiproce does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cache controller for maintaining cache coherency in a multiproce, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache controller for maintaining cache coherency in a multiproce will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1696475