Boots – shoes – and leggings
Patent
1992-03-31
1996-07-16
Gossage, Glenn
Boots, shoes, and leggings
395403, 39542107, 395493, 39542108, 364DIG1, 3642384, 36424341, 364251, G06F 1200
Patent
active
055375723
ABSTRACT:
A cache memory controller and method for dumping the contents of a cache directory and a cache data random access memory (RAM) are described. In order to dump the contents of the cache directory, access to the cache data RAM is disabled by disabling the cache controller. Then, address tags within the cache directory are read sequentially from a reserved register. In order to dump the contents of the cache data RAM, new addresses are allocated to data in the cache data RAM. This is done, for example, by blocking writes to the cache data RAM while enabling read access from the cache data RAM and both read and write access to the cache directory. A reserved block of cacheable memory within, for example, the main system memory, is accessed. When the reserved block of cacheable memory is accessed, address tags for addresses of the reserved block of cacheable memory are written into the cache directory; however, data from the reserved block of cacheable memory is not written into the cache data RAM. Data in the cache data RAM is now accessible using addresses for the reserved block of cacheable memory. In a preferred embodiment, the cache controller includes non-cacheable RAM registers, multiplexers, a sequencer, a cache data RAM controller having logic circuitry for suppressing/gating cache write enable signals, a system controller interface, configuration/diagnostic registers and a cache directory set.
REFERENCES:
patent: 4426682 (1984-01-01), Riffe et al.
patent: 4493026 (1985-01-01), Olnowich
patent: 4740889 (1988-04-01), Motersole et al.
patent: 4775955 (1988-10-01), Liu
patent: 5010475 (1991-04-01), Hazawa
patent: 5195096 (1993-03-01), Moore
patent: 5276833 (1994-01-01), Auvinen et al.
patent: 5287481 (1994-02-01), Lin
patent: 5317711 (1994-05-01), Bourekas et al.
patent: 5414827 (1995-05-01), Lin
Michelsen Jeff M.
Murray Joseph
Gossage Glenn
VLSI Technology Inc.
Weller Douglas L.
LandOfFree
Cache controller and method for dumping contents of a cache dire does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cache controller and method for dumping contents of a cache dire, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache controller and method for dumping contents of a cache dire will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1792363