Cache control for use in a multiprocessor to prevent data from p

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

395451, 395448, G06F 1208

Patent

active

057130043

ABSTRACT:
A multiprocessor cache control uses ping-pong bits to reduces the number of invalidate cycles on a shared system bus in a multiprocessor system with a plurality of caches when data is being updated by multiple CPUs. The ping-pong bit is used predict when sharing is taking place and convert read-shared requests into read-exclusive requests.

REFERENCES:
patent: 5317716 (1994-05-01), Liu

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Cache control for use in a multiprocessor to prevent data from p does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Cache control for use in a multiprocessor to prevent data from p, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache control for use in a multiprocessor to prevent data from p will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-349817

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.