Cache coherency without bus master arbitration signals

Details Cache coherency without bus master arbitration signals Cache coherency without bus master arbitration signals

1993-10-01

1998-03-03

Robertson, David L.

395462, G06F 1300

Patent

active

057245495

ABSTRACT:
A method of data communication between asynchronous processes of a computer system is disclosed in connection with a cache coherency system for a processor-cache used in a multi-master computer system in which bus arbitration signals either are not available to the processor-cache, or are not exclusively relied on by the processor-cache to assure validity of the data in the cache (e.g., a 386-bus compatible computer system using an external secondary cache in which bus arbitration signals are only connected to and used by the secondary cache controller). In an exemplary external-chip implementation, the cache coherency system (120) comprises two PLAs--a FLUSH module (122) and a WAVESHAPING module (124). The FLUSH module (a) receives selected bus cycle definition and control signals from a microprocessor ((110), (b) detects FLUSH (cache invalidation) conditions, i.e., bus master synchronization events, and for each such FLUSH condition, (c) provides a FLUSH output signal. The WAVESHAPING module provides a corresponding CPU/FLUSH signal to the microprocessor with the appropriate set up and hold time. The exemplary bus master synchronization events, or FLUSH conditions, that cause cache invalidation are: (a) hardware generated interrupts, and (b) read or read/write accesses to I/O address space, except for those directed to a hard disk or an external coprocessor. If the bus architecture uses memory-mapped I/O, accesses to selected regions of memory-mapped I/O space could also be used. The cache coherency functionality could be implemented on-board the microprocessor.

REFERENCES:
patent: 3845474 (1974-10-01), Lange et al.
patent: 4695943 (1987-09-01), Keeley et al.
patent: 4755930 (1988-07-01), Wilson
patent: 4821170 (1989-04-01), Bernick et al.
patent: 4912631 (1990-03-01), Lloyd
patent: 4928225 (1990-05-01), McCarthy et al.
patent: 4933835 (1990-06-01), Sachs et al.
patent: 5012410 (1991-04-01), Ueda
patent: 5029070 (1991-07-01), McCarthy et al.
patent: 5045996 (1991-09-01), Barth et al.
patent: 5072369 (1991-12-01), Theus et al.
patent: 5073969 (1991-12-01), Shoemaker
patent: 5091845 (1992-02-01), Rubinfeld
patent: 5091846 (1992-02-01), Sachs et al.
patent: 5091850 (1992-02-01), Culley
patent: 5095428 (1992-03-01), Walker et al.
patent: 5097532 (1992-03-01), Borup et al.
patent: 5113510 (1992-05-01), Hillis
patent: 5146603 (1992-09-01), Frost et al.
patent: 5157774 (1992-10-01), Culley
patent: 5175833 (1992-12-01), Yarkoni et al.
patent: 5179675 (1993-01-01), Cole et al.
patent: 5193170 (1993-03-01), Lam
patent: 5210845 (1993-05-01), Crawford et al.
patent: 5287484 (1994-02-01), Nishii et al.
patent: 5287537 (1994-02-01), Newmark et al.
patent: 5369753 (1994-11-01), Tiplex
patent: 5426765 (1995-06-01), Stevens et al.
patent: 5428799 (1995-06-01), Woods et al.
Design&Electronik, Rainer Huttenloher, Das Imperium Schlagt Zuruck, Teil 2, Feb. 20, 1990, Ausgabe 4, pp. 76, 78-80, 82, 87-88.
IMB Technical Disclosure Bulletin, J.A. Weiss and B.E. Willner, Shared Cache in a Checkpoint Environment, Apr. 1983, vol. 25, No. 11B, pp. 5960-5961.
IEEE Journal of Solid-State Circuits, Kunio Uchiyama, Hirokazu Aoki, Osamu Nishii, Susumu Hatano, Osamu Nagashima, Kanji Oishi, and Jun Kitano, Design of a Second-Level Cache Chip for Shared-Bus Multimicroprocessor Systems, Apr. 1991, vol. 26, No. 4, pp. 566-571.
Computer, Per Stenstrom, Lund University, A Survey of Cache Coherence Schemes for Multiprocessors, Jun. 1990, pp. 12-24.
IBM Technical Disclosure Bulletin, Reduction of Cache Coherence Traffic in MP Systems Via Large Block Authority, Jul. 1990, vol. 33, No. 2, pp. 398-406.
Computer, David Chaiken, Craig Fields, Kiyoshi Kurihara, and Anant Agarwal, Massachusetts Institute of Technology, Directory-Based Cache Coherence in Large-Scale Multiprocessors, Jun. 1990, pp. 49-58.
Computer, Hoichi Cheong and Alexander V. Veidenbaum, University of Illinois at Urbana-Champaign, Compiler-Directed Cache Management in Multiprocessors, Jun. 1990, pp. 39-47.
Computer, Michael Dubois and Christoph Scheurich, Computer Research Institute, University of Southern California, Faye A. Briggs, Sun Microsystems, Synchronization, Coherence, and Event Ordering in Multiprocessors, Feb. 1988, pp. 9-21.
IBM Technical Disclosure Bulletin, Clean State of MP Cache Lines for Software Control, vol. 33, No. 12, May 1991, pp. 301-303.

Affiliated with

Also associated with

Rating

Cache coherency without bus master arbitration signals does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Cache coherency without bus master arbitration signals, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache coherency without bus master arbitration signals will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2258071