Boots – shoes – and leggings
Patent
1995-05-05
1997-05-27
Swann, Tod R.
Boots, shoes, and leggings
395468, 395475, 395474, 364134, G06F 1300
Patent
active
056341105
ABSTRACT:
A memory controller in a computer system is described. The memory controller maintains a directory comprising a plurality of entries. Each entry is associated with a memory block. The memory controller maintains an entry of the directory in a modified fine bit vector format when a memory block associated with the entry is cached in one or more nodes all of which are within a single partition of the computer system. The entry when maintained in the modified fine bit vector format comprises a partition field storing information identifying the single partition, and a modified fine bit vector field storing information identifying nodes in the single partition where the memory block is cached. The memory controller maintains the entry in a modified coarse bit vector format when the memory block is cached in multiple nodes distributed among P partitions of the computer system, where P is greater than one. The entry when maintained in the modified coarse bit vector format comprises Q partition fields each storing information identifying one of the P partitions, and Q modified coarse bit vector fields each storing information identifying nodes in one of the P partitions where the memory block is cached.
REFERENCES:
patent: 5197146 (1993-03-01), LeFetra
patent: 5265232 (1993-11-01), Gannon et al.
patent: 5297265 (1994-03-01), Frank et al.
patent: 5394555 (1995-02-01), Hunter et al.
patent: 5535116 (1996-07-01), Gupta et al.
patent: 5537574 (1996-07-01), Elko et al.
Manu Thapar, "Interleaved Dual Tag Directory Scheme for Cache Coherence", System Sciences, 1994 Annual Hawaii Int'l. Conference, vol. I. 1994.
"Residence Group Recording for Multiprocessor Caches", IBM Technical Disclosure Bulletin, vol. 36, No. 7, pp. 529-530. Jul. 1993.
David J. Lilja, "Improving Memory Utilization in Cache Coherence Directories", IEEE Transactions on Parallel and Distributed Systems, vol. 4, Issue 10. Oct. 1993.
Per Stenstrom, "A Survey of Cache Coherence Schemes for Multiprocessors", Computer Magazine, vol. 23, No. 6. Jun. 1990.
brian W. O'Krafka and A. Richard Newton, "An Empirical Evaluation of Two Memory-Efficient Directory Methods", Computer Architecture, 1990 International Symposium, pp. 138-147. Aug. 1990.
Milo Tomasevic and Veljko Milutinovic, "A Survey of Hardware Solutions for Maintenance of Cache Coherence in Shared Memory Multiprocessors", System Sciences, 1993 Hawaii Int'l. Conference, vol. I, pp. 863-872. 1993.
Akhilesh Kumar, "Efficient and Scalable Cache Coherence Schemes for Shared Memory Hypercube Multiprocessors", Supercomputing '94, pp. 498-507. 1994.
A. Agarwal, R. Simoni, J. Hennessey and M. Horowitz, "An Evaluation of Directory Schemes for Cache Coherence", Proceedings of the 15th Int. Symp. on Computer Architecture, Jun. 1988, pp. 280-289.
H. Burkhart III et al., "The KSR1: Bridging the Gap Between Shared Memory and MPP's", Kendall Square Research Corporation, 1993, pp. 285-294.
L. Censier and P. Fearrier, "A New Solution to Coherence Problems in Multi-Cache Systems", IEEE Transactions on Computers, vol. 27, No. 12, Dec. 1978, pp. 1112-1118.
A. Grupta, W. Weber and T. Mowry, "Reducing Memory and Traffic Requirements for Scalable Directory-Based Cache Conference Schemes", Proceedings of the 1990 Conference on Parallel Processing, Aug. 1990, pp. 312-321.
Laudon James P.
Lenoski Daniel E.
Saunders Keith W.
Silicon Graphics Inc.
Swann Tod R.
LandOfFree
Cache coherency using flexible directory bit vectors does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cache coherency using flexible directory bit vectors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache coherency using flexible directory bit vectors will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2337239