Boots – shoes – and leggings
Patent
1993-05-24
1994-03-22
Chan, Eddie F.
Boots, shoes, and leggings
395725, 395325, 364DIG1, 3642384, 3642468, 36424341, G06F 1200
Patent
active
052972690
ABSTRACT:
A cache coherency protocol for a multi-processor system which provides for read/write, read-only and transitional data states and for an indication of these states to be stored in a memory directory in main memory. The transitional data state occurs when a processor requests from main memory a data block in another processor's cache and the request is pending completion. All subsequent read requests for the data block during the pendency of the first request are inhibited until completion of the first request. Also provided in the memory directory for each data block is a field for identifying the processor which owns the data block in question. Data block ownership information is used to determine where requested owned data is located.
REFERENCES:
patent: 3422401 (1969-01-01), Luching
patent: 3510844 (1970-05-01), Aranyi et al.
patent: 3735360 (1973-05-01), Anderson et al.
patent: 3771137 (1973-11-01), Barner et al.
patent: 3967247 (1976-06-01), Anderson et al.
patent: 4136386 (1979-01-01), Annunziata et al.
patent: 4195342 (1980-03-01), Joyce et al.
patent: 4394727 (1983-07-01), Hoffman et al.
patent: 4394731 (1983-07-01), Flusche et al.
patent: 4471429 (1984-09-01), Porter et al.
patent: 4527238 (1985-07-01), Ryan et al.
patent: 4551799 (1985-11-01), Ryan et al.
patent: 4622631 (1986-11-01), Frank et al.
patent: 4695951 (1987-09-01), Hooker et al.
patent: 4755930 (1988-07-01), Wilson, Jr. et al.
patent: 4785395 (1988-11-01), Keeley
patent: 4897782 (1990-01-01), Bennett et al.
patent: 4928225 (1990-05-01), McCarthy et al.
patent: 4977498 (1990-12-01), Rastegar et al.
patent: 4992930 (1991-02-01), Gilfeather et al.
"Cache Memories" by Alan Jay Smith Computing Surveys, Vo. 14, No. 3 Sep. 1982.
Donaldson Darrel D.
Howard Mark N.
Orbits David A.
Parchem John M.
Robinson David M.
Chan Eddie F.
Digital Equipment Company
LandOfFree
Cache coherency protocol for multi processor computer system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cache coherency protocol for multi processor computer system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache coherency protocol for multi processor computer system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-444427