Cache coherency method and system employing serially encoded sno

Details Cache coherency method and system employing serially encoded sno Cache coherency method and system employing serially encoded sno

1995-11-29

1997-08-19

Chan, Eddie P.

G06F 1316

Patent

active

056597100

ABSTRACT:
A cache coherency method and system are provided for ensuring coherency of accessed data for each bus master of a plurality of bus masters in a processing system, wherein at least some bus masters have a cache means connected to a system bus, which provides communication to a main memory for access of data stored therein. Each of these at least some bus masters also includes snoop monitor logic, e.g., residing within a bus interface unit (BIU), for monitoring the presence of a coherent memory transaction on the system bus and for broadcasting in response thereto a unidirectional snoop response signal with reference to the bus master's caching means whenever the coherent memory transaction is initiated by other than that bus master. The snoop monitors are electrically interconnected, with each snoop monitor receiving at a separate signal input the unidirectional snoop response signal broadcast by each other snoop monitor of the plurality of snoop monitors. Each snoop response signal broadcast comprises one snoop response of a set of N predetermined snoop responses, each snoop response being M binary bits in length with a single bit of each snoop response being broadcast in a single clock cycle of the processing system such that M binary bits are preferably transferred over M consecutive clock cycles, wherein M.gtoreq.1 and N=2.sup.M.

REFERENCES:
patent: 5025365 (1991-06-01), Mathur et al.
patent: 5228135 (1993-07-01), Ikumi
patent: 5249283 (1993-09-01), Boland
patent: 5313591 (1994-05-01), Averill
patent: 5345578 (1994-09-01), Manasse
patent: 5353415 (1994-10-01), Wolford et al.
patent: 5440707 (1995-08-01), Hayes et al.
IBM Technical Disclosure Bulletin, vol. 38, No. 8, Aug. 1995, p. 195, Title: "Apparatus For High Throughput Protocols In High-Performance Computer Systems" Author: So, S., et al.
IBM Technical Disclosure Bulletin, vol. 34, No. 1, Jun. 1991, pp. 254-256, Title: "Fixed-Length Pipelined-Bus-Protocol For Snoop Cache" Author: Murata, H., et al.
Hewlett-Packard Journal, vol. 45, No. 3, Jun. 1994, pp. 8-30, Title: "Corporate Business Servers: An Alternative To Mainframes For Business Computing" Author: Alexander T. B., et al.
Patterson et al., Computer Organization & Design, The Hardware/Software Interface, pp. 610-614, 1990.
PowerPC 604 RISC Microprocessor User's Manual, IBM and Motorola, "Data Cache Coherency Protocol," Section 3.6.1 pp. 3-10 to 3-12 and Snoop Response to Bus Operations, Section 3.9.5, pp. 3-19, Nov. 1994.
Pentium Family User's Manual, vol. 1, Data Book, by Intel, "Basic Cache Consistency Mechanism," Section 20.1.3, pp. 20-8 to 20-9, 1994.

Affiliated with

Also associated with

Rating

Cache coherency method and system employing serially encoded sno does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Cache coherency method and system employing serially encoded sno, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache coherency method and system employing serially encoded sno will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1112102