Static information storage and retrieval – Magnetic bubbles – Guide structure
Patent
1995-01-23
1995-10-17
Robertson, David L.
Static information storage and retrieval
Magnetic bubbles
Guide structure
36523001, 364DIG1, 395460, G06F 1212, G06F 1206
Patent
active
054598524
ABSTRACT:
A data processor which accesses a memory system only by a block transfer mode for transferring multiple data from the memory system when a cache misses a CPU read-access request for a single data. The data of the address designated by the CPU is read simultaneously into the CPU and cache in parallel from the memory system. After the CPU completes this read-access, the cache is then adapted to continue to read the rest of the multiple data transferred in the block transfer mode. During this time, the CPU does not newly assert an address signal, a bus control signal, and the like but continues to execute its internal processing, such as pipeline processing.
REFERENCES:
patent: 4156906 (1979-05-01), Ryan
patent: 4399506 (1983-08-01), Evans et al.
patent: 4571674 (1986-02-01), Hartung
patent: 4740889 (1988-04-01), Motersole et al.
patent: 4888679 (1989-12-01), Fossum et al.
patent: 5027270 (1991-06-01), Riordan et al.
patent: 5134563 (1992-07-01), Tayler et al.
patent: 5185878 (1993-02-01), Baror et al.
patent: 5185879 (1993-02-01), Yamada et al.
Hata Masayuki
Nakagawa Hiromasa
Yamada Akira
Mitsubishi Denki & Kabushiki Kaisha
Peikari B. James
Robertson David L.
LandOfFree
Cache bypass system with simultaneous initial transfer of target does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cache bypass system with simultaneous initial transfer of target, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache bypass system with simultaneous initial transfer of target will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-605222