Boots – shoes – and leggings
Patent
1981-02-02
1983-08-23
Springborn, Harvey E.
Boots, shoes, and leggings
G06F 906
Patent
active
044007744
ABSTRACT:
In a computer system having a cache memory and using virtual addressing, effectiveness of the cache is improved by storing a subset of the least significant real address bits obtained by translation of a previous virtual address and by using this subset in subsequent cache addressing operations. The system functions in the following manner. In order to access a memory location in either the main memory or cache memory, a processor generates and transmits virtual address bits to the memories. The virtual address bits comprise segment, page and word address bits. The word address bits do not have to be translated, but an address translation buffer (ATB) translates the segment and page address into real address bits. A subset of the least significant bits of the latter word address bits represent the address needed for accessing the cache. In order to increase cache memory performance, the cache memory comprises a cache address unit which stores the subset of the real address bits from the ATB. These stored address bits are used in subsequent operations along with the word address bits for accessing the cache memory until the stored address bits no longer equal the current subset of least significant real address bits transmitted from the ATB. When the stored address bits no longer equal the current subset, the cache address unit then stores the current subset; and the cache memory is reaccessed utilizing the word address bits and current subset.
REFERENCES:
patent: 3693165 (1972-09-01), Reiley et al.
patent: 3723976 (1973-03-01), Alvarez et al.
patent: 3761881 (1973-09-01), Anderson et al.
patent: 3786427 (1974-01-01), Schmidt et al.
patent: 3825904 (1974-07-01), Burk et al.
patent: 3979726 (1976-09-01), Lange et al.
patent: 4084230 (1978-04-01), Matick et al.
patent: 4096573 (1978-06-01), Heller et al.
patent: 4128875 (1978-12-01), Thurber et al.
Bell Telephone Laboratories Incorporated
Springborn Harvey E.
Visserman P.
LandOfFree
Cache addressing arrangement in a computer system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cache addressing arrangement in a computer system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache addressing arrangement in a computer system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1950019