Patent
1993-04-30
1996-11-05
Gossage, Glenn
395403, 395471, G06F 1200
Patent
active
055727000
ABSTRACT:
A cache access controller and method for controlling access to a cache memory are implemented in a computer system having a processor for performing memory access operations specifying an address in main memory, and a cache memory comprised of a number of cache lines. The cache access controller includes a control circuit which produces a number of access values in response to the address, each access value being associated with a cache line and having a true or a false state. The controller also includes an access logic circuit which permits the caching of information associated with the address at a cache line if the access value associated with that cache line is true. An operator register and a parameter register associated with a cache line may be used in conjunction with the address to determine the access value for that cache line using arithmetic, logical, or a combination of arithmetic and logical, functions.
REFERENCES:
patent: 4885680 (1989-12-01), Anthony et al.
patent: 5091850 (1992-02-01), Culley
patent: 5210847 (1993-05-01), Thome et al.
patent: 5210850 (1993-05-01), Kelly et al.
patent: 5297270 (1994-03-01), Olson
patent: 5327545 (1994-07-01), Begun et al.
patent: 5355467 (1994-10-01), MacWilliams et al.
patent: 5367653 (1994-11-01), Coyle et al.
Hays Kirk I.
Smith Wayne D.
Gossage Glenn
Intel Corporation
LandOfFree
Cache access controller and method for permitting caching of inf does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cache access controller and method for permitting caching of inf, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache access controller and method for permitting caching of inf will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2022804