Boots – shoes – and leggings
Patent
1988-04-27
1989-10-10
Harkcom, Gary V.
Boots, shoes, and leggings
364768, G06F 750
Patent
active
048736597
ABSTRACT:
The arithmetic-logic unit has elementary cells performing logic addition, one for each pair of operand bits, which are particularly optimized as far as carry propogation speed is concerned and are controlled by an auxiliary fast logic allowing their performance to be extended to the other operations. The unit also has a control signal generating circuit, subdivided into a first part (DEC1), near the elementary cell of least significant position, which generates an operation selecting signal for all the cells, and into a second part (DEC2), near the elementary cell of most significant position, which generates control signals for the auxiliary logic of each elementary cell.
REFERENCES:
patent: 3767906 (1973-10-01), Pryor
patent: 3932734 (1976-01-01), Parsons
patent: 4071905 (1978-01-01), Oguchi et al.
patent: 4435782 (1984-03-01), Kaufman et al.
patent: 4564921 (1986-01-01), Suganuma
patent: 4709346 (1987-11-01), Henlin
patent: 4713790 (1987-12-01), Kloker et al.
Steinlechner et al., "Carry-Save Adders and Their Application for a Multiplication with Factored Multiplicands", Proceedings IEEE International Conference on Computer Design: VLSI in Computers, New York, Oct. 7-10, 1985, pp. 359-362.
Licciardi Luigi
Torielli Alessandro
Cselt - Centro Studi E Laboratori Telecomunicazioni Spa
Dubno Herbert
Harkcom Gary V.
Mai Tan V.
LandOfFree
C-MOS arithmetic - logic unit with high carry propogation speed does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with C-MOS arithmetic - logic unit with high carry propogation speed, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and C-MOS arithmetic - logic unit with high carry propogation speed will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1961726