Byte-wide write scheme for a page flash device

Details Byte-wide write scheme for a page flash device Byte-wide write scheme for a page flash device

1998-07-13

1999-12-07

Nelms, David

Static information storage and retrieval

Floating gate

Particular connection

36518512, 36518902, G11C 1604

Patent

active

059994517

ABSTRACT:
In a floating gate memory that has a buffer that can be coupled to a set of floating gate memory cells in the memory, a method of writing to a selected portion of the set of floating gate cells. For example, a method of writing a byte to a floating gate memory where the memory uses a page buffer reads and writes to an entire row of cells at a time. Store contents of the set of floating gate cells into the buffer, store the data into a portion of the buffer corresponding to the selected portion of the set of floating gate cells, and store contents of the buffer into the set of floating gate cells. An improved floating gate memory is disclosed in which data may be loaded into a portion of the floating gate cells in a set of cells that may be coupled to a buffer.

REFERENCES:
patent: 4054864 (1977-10-01), Audaire
patent: 4656597 (1987-04-01), Bond et al.
patent: 4811294 (1989-03-01), Kobayashi et al.
patent: 4890259 (1989-12-01), Simko
patent: 5128569 (1992-07-01), Gladish
patent: 5163021 (1992-11-01), Mehrotra et al.
patent: 5218569 (1993-06-01), Banks
patent: 5245570 (1993-09-01), Fazio et al.
patent: 5283758 (1994-02-01), Nakayama et al.
patent: 5294819 (1994-03-01), Simko
patent: 5297081 (1994-03-01), Challa
patent: 5323351 (1994-06-01), Challa
patent: 5357463 (1994-10-01), Kinney
patent: 5363330 (1994-11-01), Kobayashi et al.
patent: 5369609 (1994-11-01), Wang et al.
patent: 5379256 (1995-01-01), Tanaka et al.
patent: 5414658 (1995-05-01), Challa
patent: 5418743 (1995-05-01), Tomioka et al.
patent: 5422845 (1995-06-01), Ong
patent: 5450363 (1995-09-01), Christopherson et al.
patent: 5526307 (1996-06-01), Yiu et al.
patent: 5559717 (1996-09-01), Tedrow et al.
patent: 5563822 (1996-10-01), Yiu et al.
patent: 5615149 (1997-03-01), Kobayashi et al.
patent: 5625590 (1997-04-01), Choi et al.
patent: 5638326 (1997-06-01), Hollmer et al.
patent: 5646886 (1997-07-01), Brahmbhatt
patent: 5748535 (1998-05-01), Lin et al.
patent: 5751637 (1998-05-01), Chen et al.
patent: 5754469 (1998-05-01), Hung et al.
patent: 5835414 (1998-11-01), Hung et al.
Jung, T. et al., "A 3.3V 128Mb Multi-Level NAND Flash Memory for Mass Storage Applications", 1996 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, Feb. 1996, pp. 32-33.
Bauer, M. et al., "A Multilevel-Cell 32Mb Flash Memory", 1995 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, Feb. 1995, pp. 132-133.
Mills, et al., "A 3.3V 50MHz Synchoronous 16Mb Flash Memory", IEEE International Solid-State Circuits Conference, pp. 120-131, Feb. 1995.
Suh, et al., "A 3.3V 32Mb NAND Flash Memory with Incremental Step Pulse Programming Scheme", IEEE International Solid-State Circuits Conference, pp. 128-129, Feb. 1995.
Tanaka, et al., "High-Speed Programming and Progam-Verify Methods Suitable for Low-Voltage Flash Memories", IEEE Symposium on VLSI Circuits Digest of Technical Papers, pp. 61-62, (1994).
Kobayashi, S. et al., "A 3.3V Only 16Mb DINOR Flash Memory", ULSI Laboratory, Mitsubishi Electric Corp. Japan, Nov. 1997, 13 pages.

Affiliated with

Also associated with

Rating

Byte-wide write scheme for a page flash device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Byte-wide write scheme for a page flash device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Byte-wide write scheme for a page flash device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-831550