Byte queue divided into multiple subqueues for optimizing instru

Details Byte queue divided into multiple subqueues for optimizing instru Byte queue divided into multiple subqueues for optimizing instru

1996-05-17

1998-05-05

Donaghue, Larry D.

395391, 395392, 395380, G06F 1578, G06F 1582

Patent

active

057489785

ABSTRACT:
An apparatus for aligning variable byte length instructions to a plurality of issue positions is provided. The apparatus includes a byte queue divided into several subqueues. Each subqueue is maintained such that a first instruction in program order within the subqueue is identified by information stored in a first position within the subqueue, a second instruction in program order within the subqueue is identified by information stored in a second position within the subqueue, etc. When instructions from a subqueue are dispatched, remaining instructions within the subqueue are shifted such that the first of the remaining instructions (in program order) occupies the first position, etc. Instructions are shifted from subqueue to subqueue when each of the instructions within a particular subqueue have been dispatched. The information stored in one subqueue is shifted as a unit to another subqueue independent of the internal shifting of subqueue information. The subqueues are additionally configured to handle instructions which overflow from a first subqueue into a second subqueue. Information pertaining to the overflowing instructions is maintained in the last position within the first subqueue. The information is not shifted when other positions within the subqueue are shifted. In this manner, information regarding an overflowing instruction is again located in a limited number of positions.

REFERENCES:
patent: 4044338 (1977-08-01), Wolf
patent: 4453212 (1984-06-01), Gaither et al.
patent: 4807115 (1989-02-01), Torng
patent: 4858105 (1989-08-01), Kuriyama et al.
patent: 5185868 (1993-02-01), Tran
patent: 5226126 (1993-07-01), McFarland et al.
patent: 5226130 (1993-07-01), Favor et al.
patent: 5251306 (1993-10-01), Tran
patent: 5499204 (1996-03-01), Barrera et al.
patent: 5513330 (1996-04-01), Stiles
patent: 5584037 (1996-12-01), Papworth
patent: 5600806 (1997-02-01), Brown et al.
patent: 5664120 (1997-09-01), Afsar et al.
patent: 5668985 (1997-09-01), Carbine et al.
patent: 5673427 (1997-09-01), Brown et al.
Intel, "Chapter 2: Microprocessor Architecture Overview," pp. 2-1 through 2-4.
Michael Slater, "AMD's K5 Designed to Outrun Pentium," Microprocessor Report, vol. 8, No. 14, Oct. 24, 1994, 7 pages.
Sebastian Rupley and John Clyman, "P6: The Next Step?," PC Magazine, Sep. 12, 1995, 16 pages.
Tom R. Halfhill, "AMD K6 Takes On Intel P6," Byte, Jan. 1996, 4 pages.

Affiliated with

Also associated with

Rating

Byte queue divided into multiple subqueues for optimizing instru does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Byte queue divided into multiple subqueues for optimizing instru, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Byte queue divided into multiple subqueues for optimizing instru will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-70530