Excavating
Patent
1995-01-31
1996-11-12
Canney, Vincent P.
Excavating
371 223, G01R 3128
Patent
active
055747302
ABSTRACT:
Apparatus and method that incorporate bussed test access port interface into a system control interface for testing and controlling system logic boards in a manner that is fully compliant with the IEEE 1149.1 standard, while conserving system controller card signals. The apparatus incorporates six signals per interface, which includes the five standard signals as defined by IEEE 1149.1 standard plus a maintenance enable (ME) signal. Four of the standard signals, TCK, TMS, TDI and TRST* are bussed among multiple system logic boards, while the ME signals and the TDO signals are connected in a point-to-point manner between the system controller card and system logic boards. Instruction and data on the TCK, TMS, TDI, and TRST* signals are simultaneously bussed to all system logic boards. These four signals are received by each system logic board through an interface enable circuit, controlled by the ME signal line. If the instructions or data are intended for a specific system logic board, its corresponding ME signal line will be enabled to permit the passage of these signals and the resulting TDO signal through the interface enable circuit. This arrangement permits the incorporation of a bussed TAP interface into a system control interface for testing and controlling system logic boards that comply fully with the IEEE 1149.1 standard, while conserving the system controller card backplane pins dedicated to TAP signals, to two pins per system logic board plus four pins for the bussed TAP interface.
REFERENCES:
patent: 4860290 (1989-08-01), Daniels et al.
patent: 5029166 (1991-07-01), Jarwala et al.
patent: 5054024 (1991-10-01), Whetsel
patent: 5056093 (1991-10-01), Whetsel
patent: 5130988 (1992-07-01), Wilcox et al.
patent: 5132635 (1992-07-01), Kennedy
patent: 5157781 (1992-10-01), Harwood et al.
patent: 5173904 (1992-12-01), Daniels et al.
patent: 5198759 (1993-03-01), Ohnesorge
patent: 5225772 (1993-07-01), Cheung et al.
patent: 5228045 (1993-07-01), Chiles
patent: 5270642 (1993-12-01), Parker
patent: 5285152 (1994-02-01), Hunter
patent: 5325368 (1994-06-01), James et al.
patent: 5329471 (1994-07-01), Swoboda et al.
patent: 5331274 (1994-07-01), Jarwala et al.
End, III Joseph H.
Rimmer Todd M.
Sanderson Andrew F.
Canney Vincent P.
O'Rourke John F.
Sowell John B.
Starr Mark T.
Unisys Corporation
LandOfFree
Bussed test access port interface and method for testing and con does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bussed test access port interface and method for testing and con, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bussed test access port interface and method for testing and con will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-568972