Bus system architecture and microprocessor system

Details Bus system architecture and microprocessor system Bus system architecture and microprocessor system

1981-02-24

1985-04-30

Shaw, Gareth D.

Boots, shoes, and leggings

H05K 104, G06F 300

Patent

active

045147990

ABSTRACT:
A bus system architecture and method provides on a substrate a bus line system for first and second circuit boards designed to extend across the substrate. Individually dedicated first, second and third bus lines for the first circuit boards are provided in a first bus line array at one side of the substrate. Individually dedicated fourth, fifth and sixth bus lines for the second circuit boards corresponding, respectively, to the first, second and third bus lines, are provided in a second bus line array representing a mirror image of the first bus line array at an opposite side of the substrate. An area of the substrate between the first and second bus line arrays may be subdivided into sequential first and second regions adjacent the first bus line array, and sequential third and forth regions adjacent the second bus line array. A third bus line array is located in the first region for the first circuit board, and a fourth bus line array in the fourth region for the second circuit boards. Individual connectors may be provided in the second and third regions for the second and first circuit boards, respectively. A microprocessor system that may be combined with the bus system architecture has a first microprocessor controlling a second microprocessor and various peripherals, such as via one of the above mentioned bus line arrays, and has the second microprocessor control further peripherals, such as via another bus line array.

REFERENCES:
patent: 3437740 (1969-04-01), Rosenberg et al.
patent: 3448345 (1969-06-01), Koehler, Jr. et al.
patent: 3470421 (1969-09-01), Shore et al.
patent: 3491267 (1970-01-01), Goshorn
patent: 3560799 (1971-02-01), Bochicchio
patent: 3562592 (1971-02-01), Cooke et al.
patent: 3564114 (1971-02-01), Blinder et al.
patent: 3644661 (1972-02-01), Asar et al.
patent: 3675083 (1972-07-01), White
patent: 3725843 (1973-04-01), Johnson
patent: 3728471 (1973-04-01), Blinkhorn
patent: 4060849 (1977-11-01), Bienvenu et al.
patent: 4181974 (1980-01-01), Lemay et al.
patent: 4200930 (1980-04-01), Rawlings et al.
patent: 4204249 (1980-05-01), Dye et al.
patent: 4241381 (1980-12-01), Cobough et al.
patent: 4353469 (1982-10-01), Etchison et al.
patent: 4393464 (1983-07-01), Knapp et al.

Affiliated with

Also associated with

Rating

Bus system architecture and microprocessor system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bus system architecture and microprocessor system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bus system architecture and microprocessor system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1971730